

## 8-BIT LOW COST SIGNAL **CONDITIONING ADC**

## AD670

#### 1.0 SCOPE

2.0

This specification documents the detail requirements for space qualified product manufactured on Analog Devices, Inc.'s QML certified line per MIL-PRF-38535 Level V except as modified herein. The manufacturing flow described in the STANDARD SPACE LEVEL PRODUCTS PROGRAM brochure is to be considered a part of this specification. http://www.analog.com/aerospace. This data sheet specifically details the space grade version of this product. A more detailed operational description and a complete data sheet for commercial product grades can be found at www.analog.com/AD670. Part Number. The complete part number(s) of this specification follow:

Part Number	Description
AD670-703D	8-Bit low cost signal conditioning ADC

#### Case Outline. 2.1

Letter	Descriptive designator
D	CDIP2-T20

Case Outline (Lead Finish per MIL-PRF-38535) 20-Lead ceramic, metal sealed, side-brazed leads

#### Absolute Maximum Ratings. (TA = 25°C, unless otherwise noted) 3.0

V <sub>cc</sub> to ground	0V to +7.5V
Digital inputs (Pins 11-15)	0.5V to $V_{CC}$ +0.5V
Digital outputs (Pins 1-9)	Momentary short to VCD or ground
Analog inputs (Pins 16-19)	±30V
Power dissipation	
Storage temperature range	65°C to +150°C
Lead temperature range (soldering)	+300°C
Operating temperature range	55°C to +125°C
Junction Temperature (T <sub>J</sub> )	150°C

#### **Thermal Characteristics:** 3.1

Thermal Resistance, Sidebrazed (D) Package Junction-to-Case ( $\Theta$ JC) = 25°C/W Max Junction-to-Ambient ( $\Theta$ JA) = 85°C/W Max

### ASD0011415

Rev. H Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

# **AD670S\* PRODUCT PAGE QUICK LINKS**

Last Content Update: 02/23/2017

## 

View a parametric search of comparable parts.

## **DOCUMENTATION**

### **Data Sheet**

 AD670S: 8-Bit Low Cost Signal Conditioning ADC Aerospace Data Sheet

## DESIGN RESOURCES

- AD670S Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

## DISCUSSIONS

View all AD670S EngineerZone Discussions.

## SAMPLE AND BUY

Visit the product page to see pricing options.

## TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

### DOCUMENT FEEDBACK

Submit feedback for this data sheet.

This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.

# AD670

Terminal	Function
1	DBO LSB
2	DB1
3	DB2
4	DB3
5	DB4
6	DB5
7	DB6
8	DB7 MSB
9	Status output
10	Power ground
11	BPO/ UPO
12	Format (See note)
13	R/W
14	CS
15	CE
16	-VIN High
17	-VIN Low
18	+VIN High
19	+VIN Low
20	VCC

NOTE: Twos complement or straightbinary.

Figure 1 - Terminal connections.

R/W	$\overline{cs}$	ĊĒ	Operation	Output
Х	Х	Х	Converting (see note 1)	Three-state
0	0	0	Write/convert (see note 2)	Three-state
1	0	0	Read (see note 2)	Data valid
Х	Х	1	None (see note 3)	Three-state
Х	1	Х	None (see note 3)	Three-state

NOTES: 1. Status output high. 2. Status output low 3. Status output don't care

Figure 2. Control signal truth table.

Mode	Range	Min	Max	Unit
Unipolar	Low	0	255	mV
Unipolar	High	0	2.55	V
Bipolar	Low	-128	+127	mV
Bipolar	High	-1.28	+1.27	V

Figure 3. Differential input signal range truth table.

BPO/ UPO	Format	Input range/output format
0	0	Unipolar/straight binary
1	0	Bipolar/offset binary
0	1	Unipolar/2's complement
1	1	Bipolar/2's complement

### Figure 4. Input selection/output format truth table.



Figure 5. Block diagram.

ASD0011415 Rev. H|Page 3 of 7

# AD670

### 4.0 Electrical Table:

Table I							
Parameter See notes at end of table	Symbol	Conditions Vcc = +5V	Sub- group	Limit Min	Limit Max	Units	
Relative accuracy 1/	RA		1		±1/2	LSB	
			2, 3		±1		
Differential nonlinearity 2/ 3/	DNL		1, 2, 3	8		Bits	
Gain Error <u>1/</u>	AE		1		±1.5	LSB	
			2, 3		±2.5		
Unipolar offset error	OE	0V to +2.55V input range FS	1		±1		
			2,3		±2		
Bipolar Zero Error	BPZE	-1.28V to +1.27V FS	1		±1		
			2, 3		±2		
Input resistance <u>3/</u>	Rin	2.55V input range	1	8	12	KΩ	
Input bias current 3/	IB	255 mV input range	1, 2, 3		±750	nA	
Input offset current <u>3/</u>	los	255 mV input range	1, 2, 3		±200		
Absolute input signal range	VABS	Low range	1	-0.34	Vcc-3.3V	V	
3/ 4/ 5/			2, 3	15	Vcc ~ 3.5V		
		High range	1	-3.4	Vcc		
			2, 3	-1.5	Vcc		
Power supply rejection ratio	PSRR	$2.55V FS, V_{CC} \approx +4.75V to +5.5V$	1, 2, 3		±0.015	%FS/%	
Power supply current	lcc	V <sub>CC</sub> = 5.5V (DBO-DB7, R/W - high); (STATUS, CE, CS, FORMAT, BPO, UPO - LOW)	1, 2, 3		45	mA	
Digital input high voltage <u>3/</u>	VIH		1, 2, 3	2.0		V	
Digital input low voltage <u>3/</u>	VIL		1		0.8		
			2, 3		0.7		
Digital input high current 3/	Ін	$V_{IH} = 5V$	1, 2, 3		100	μA	
Digital input low current 3/	II.	$V_{IL} = 0V$	1, 2, 3		-100		
Digital output low voltage	Vol	$I_{OL} = 1.6 mA$ , $V_{CC} = 5.5 V$	1, 2, 3		0.4	V	
Digital output high voltage	Vон	Iон = 0.5mA, V <sub>CC</sub> = 4.5V	1, 2, 3	2.4			
Digital output low current	loL	$V_{OL} = 0.4V, V_{CC} = 5.5V$	1, 2, 3	-1.6		mA	
Digital output high current	Іон	$V_{OH} = 2.4V, V_{CC} = 4.5V$	1, 2, 3	0.5			
Common mode rejection ratio	CMRR	$V_{CM} = -0.34V$ to ( $V_{CC} - 3.6V$ )	1		±1	LSB	
3/ 7/		V <sub>CM</sub> ≈ -0.15V to (V <sub>CC</sub> ~3.8V)	2, 3		±2		
Three-state leakage current 3/	loz	$V_{applied} = 0V \& 5V$	1, 2, 3		±40	μA	
Functional tests 8/			7,8				
Bus access time 3/	t <sub>TD</sub>	See fig. 5, $R_L = 3K\Omega$ , $C_L = 90pF$	9	250	nS		
Output float delay 3/	t <sub>DT</sub>	See fig. 5, RL = 3KΩ			150		
Write/start pulse width 3/	tw	See fig. 6. $B_l = 3K\Omega$ , $C_l = 90pF$		300			
Input data setup time	tos	6/			200		
Input data hold time	toн				10		
R/W setup before control	trwc				0		
Delay to convert start	t <sub>DC</sub>					700	
Delay from STATUS OUTPUT to data read	t <sub>sD</sub>					250	
Data hold time	tон			L	25		
Conversion time 3/	Tc	$V_{cc} \approx +5V$	9		10	uS	
		6/	10,11		13		

TABLE I NOTES:

- Tested on both 2.55V full scale and -1.28V to 1.27V full scale. 1/
- 2/ Minimum resolution for which there are no missing codes.
- Parameter is tested at  $V_{CC} = +5V$ , but is guaranteed from  $V_{CC} = 4.5V$  to  $V_{CC} = 5.5V$
- <u>3/</u> 4/ The absolute input signal range defines the limits of input signal value from either the (+) or (-) input to ground (as a function of V<sub>CC</sub>) over which the device will produce distinct output codes.
- <u>5/</u> The differential input signal range defines the input signal span over which distinct output codes are produced. As this range is exceeded, the device ceases to change output state (see fig. 4).
- Guaranteed, if not tested, to the specified limits. <u>6/</u>
- 7/ 255 mV range. CMRR tested with 0V and full scale applied to analog inputs output change measured from 0 to VCM maximum and 0 to VCM minimum and will not exceed specified limits.
- 8/ Subgroups 7 and 8 shall include verification of the truth table. (Fig. 3 and Fig. 4)





Figure 6. Timing diagram.

#### 4.1 **Electrical Test Requirements:**

Table II				
Test Requirements	Subgroups (in accordance with MIL-PRF-38535, Table III)			
Interim Electrical Parameters	1			
Final Electrical Parameters	1, 2, 3, 7, 8, 9 <u>1/</u> <u>2/</u>			
Group A Test Requirements	1, 2, 3, 7, 8, 9			
Group C end-point electrical parameters	1 <u>2/</u>			
Group D end-point electrical parameters	1			
Group E end-point electrical parameters	1			

<u>1/</u> 2/

PDA applies to Subgroup 1. Delta's excluded from PDA. See Table III for delta parameters. See table I for conditions.

#### 4.2 Table III. Lifetest / Burn-in delta limits.

		Table III		
TEST TITLE	BURN-IN ENDPOINT	LIFETEST ENDPOINT	DELTA LIMIT	UNITS
A <sub>E</sub>	±1.5	±1.5	±1.5	LSB
Vos	±1	±1	±1	LSB
BPZE	±1	±1	±1	LSB

#### 5.0 Life Test/Burn-In Circuit:

- HTRB is not applicable for this drawing. 5.1
- 5.2 Burn-in is per MIL-STD-883 Method 1015 test condition D.
- 5.3 Steady state life test is per MIL-STD-883 Method 1005.

# AD670

Rev	Description of Change	Date
Α	Initiate	8/9/2000
В	Various corrections made to Table I to make compatible with 883. SMD has errors. Correct BI to dynamic.	9/18/2001
	Update Table III.	
С	Update web address, BI condition is D	1/25/2002
D	Change BP2E to BPZE on table III (typo) Change Table I BOE to BPZE	11/27/2002
E	Update web address. Delete burn-in circuit	6/20/2003
F	Update header/footer & add to 1.0 Scope description.	2/25/2008
G	Add Junction Temperature (TJ)150°C to 3.0 Absolute Max. Ratings	3/28/2008
Н	Remove obsolete part numbers and update ASD to ADI standard	11/21/2011

© 2011 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective companies. Printed in the U.S.A. 11/2011



www.analog.com

ASD0011415 Rev. H|Page 7 of 7