## feATURES

- 2-Channel Simultaneous Sampling ADC
- 71dB SNR
- 90dB SFDR
- Low Power: 167mW/112mW/94mW Total
- $83 \mathrm{~mW} / 56 \mathrm{~mW} / 47 \mathrm{~mW}$ per Channel
- Single 1.8V Supply
- Serial LVDS Outputs: 1 or 2 Bits per Channel
- Selectable Input Ranges: 1Vp-p to 2VP-p
- 800MHz Full Power Bandwidth S/H
- Shutdown and Nap Modes
- Serial SPI Port for Configuration
- Pin Compatible 14-Bit and 12-Bit Versions
- 40-Pin ( $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ ) QFN Package


## APPLICATIONS

- Communications
- Cellular Base Stations
- Software Defined Radios
- Portable Medical Imaging
- Multichannel Data Acquisition
- Nondestructive Testing


## DESCRIPTIOn

The LTC®2265-12/LTC2264-12/LTC2263-12 are 2-channel, simultaneous sampling 12-bit A/D converters designed for digitizing high frequency, wide dynamic range signals. They are perfect for demanding communications applications with AC performance that includes 71 dB SNR and 90 dB spurious free dynamic range (SFDR). Ultralow jitter of $0.15 \mathrm{ps}_{\text {RMS }}$ allows undersampling of IF frequencies with excellent noise performance.

DC specs include $\pm 0.3 \mathrm{LSB}$ INL (typ), $\pm 0.1 \mathrm{LSB}$ DNL (typ) and no missing codes over temperature. The transition noise is a low $0.3 \mathrm{LSB}_{\text {RMS }}$.
The digital outputs are serial LVDS to minimize the number of data lines. Each channel outputs two bits at a time (2-lane mode) or one bit atatime (1-lane mode). The LVDS drivers have optional internal termination and adjustable output levels to ensure clean signal integrity.

The ENC ${ }^{+}$and ENC- inputs may be driven differentially or single-ended with a sine wave, PECL, LVDS, TTL, or CMOS inputs. An internal clock duty cycle stabilizer allows high performance at full speed for a wide range of clock duty cycles.
$\boldsymbol{\Lambda T}$, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

## TYPICAL APPLICATION



LTC2265-12, 65Msps,
2-Tone FFT, $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ and 75 MHz


## ABSOLUTE MAXIMUM RATIOGS

(Notes 1 and 2)
Supply Voltages
$V_{D D}, O V_{D D}$ $\qquad$ -0.3 V to 2 V
Analog Input Voltage ( $\mathrm{A}_{\mathrm{IN}}{ }^{+}, \mathrm{A}_{\mathrm{IN}}{ }^{-}$, PAR/ $\overline{\mathrm{SER}}$,
SENSE) (Note 3) -0.3 V to ( $\left.\mathrm{V}_{\mathrm{DD}}+0.2 \mathrm{~V}\right)$
Digital Input Voltage (ENC ${ }^{+}$, ENC ${ }^{-}$, $\overline{\mathrm{CS}}$,
SDI, SCK) (Note 4) $\qquad$ -0.3 V to 3.9 V
SDO (Note 4) $\qquad$ -0.3 V to 3.9 V
Digital Output Voltage ................ -0.3 V to ( $0 \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ )
Operating Temperature Range
LTC2265C, 2264C, 2263C $\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
LTC2265I, 2264I, 2263I $\qquad$ $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage Temperature Range.................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

## PIn CONFIGURATIOn



## ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING* | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LTC2265CUJ-12\#PBF | LTC2265CUJ-12\#TRPBF | LTC2265UJ-12 | $40-$ Lead $(6 \mathrm{~mm} \times 6 \mathrm{~mm})$ Plastic QFN | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC2265IUJ-12\#PBF | LTC2265IUJ-12\#TRPBF | LTC2265UJ-12 | $40-$ Lead $(6 \mathrm{~mm} \times 6 \mathrm{~mm})$ Plastic QFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC2264CUJ-12\#PBF | LTC2264CUJ-12\#TRPBF | LTC2264UJ-12 | $40-$ Lead $(6 \mathrm{~mm} \times 6 \mathrm{~mm})$ Plastic QFN | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC2264IUJ-12\#PBF | LTC2264IUJ-12\#TRPBF | LTC2264UJ-12 | $40-$ Lead $(6 \mathrm{~mm} \times 6 \mathrm{~mm})$ Plastic QFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC2263CUJ-12\#PBF | LTC2263CUJ-12\#TRPBF | LTC2263UJ-12 | $40-$ Lead $(6 \mathrm{~mm} \times 6 \mathrm{~mm})$ Plastic QFN | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC2263IUJ-12\#PBF | LTC2263IUJ-12\#TRPBF | LTC2263UJ-12 | $40-$ Lead $(6 \mathrm{~mm} \times 6 \mathrm{~mm})$ Plastic QFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

COMVERTER CHARACTERSTICS The e denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 5)

| PARAMETER | CONDITIONS |  | LTC2265-12 |  |  | LTC2264-12 |  |  | LTC2263-12 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Resolution (No Missing Codes) |  | $\bullet$ | 12 |  |  | 12 |  |  | 12 |  |  | Bits |
| Integral Linearity Error | Differential Analog Input (Note 6) | $\bullet$ | -1 | $\pm 0.3$ | 1 | -1 | $\pm 0.3$ | 1 | -1 | $\pm 0.3$ | 1 | LSB |
| Differential Linearity Error | Differential Analog Input | $\bullet$ | -0.5 | $\pm 0.1$ | 0.5 | -0.4 | $\pm 0.1$ | 0.4 | -0.5 | $\pm 0.1$ | 0.5 | LSB |
| Offset Error | (Note 7) | $\bullet$ | -12 | $\pm 3$ | 12 | -12 | $\pm 3$ | 12 | -12 | $\pm 3$ | 12 | mV |
| Gain Error | Internal Reference External Reference | $\bullet$ | -2.4 | $\begin{aligned} & -0.8 \\ & -0.8 \end{aligned}$ | 0.6 | -2.4 | $\begin{aligned} & -0.8 \\ & -0.8 \end{aligned}$ | 0.6 | -2.4 | $\begin{aligned} & -0.8 \\ & -0.8 \end{aligned}$ | 0.6 | $\begin{aligned} & \% F S \\ & \% \text { FS } \end{aligned}$ |
| Offset Drift |  |  |  | $\pm 20$ |  |  | $\pm 20$ |  |  | $\pm 20$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Full-Scale Drift | Internal Reference External Reference |  |  | $\begin{aligned} & \pm 30 \\ & \pm 10 \end{aligned}$ |  |  | $\begin{aligned} & \pm 30 \\ & \pm 10 \end{aligned}$ |  |  | $\begin{aligned} & \pm 30 \\ & \pm 10 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| Gain Matching | External Reference |  |  | $\pm 0.2$ |  |  | $\pm 0.2$ |  |  | $\pm 0.2$ |  | \%FS |
| Offset Matching |  |  |  | $\pm 3$ |  |  | $\pm 3$ |  |  | $\pm 3$ |  | mV |
| Transition Noise | External Reference |  |  | 0.32 |  |  | 0.32 |  |  | 0.32 |  | $L_{\text {LSBMS }}$ |

A円fLOC IAPUT The e denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 5)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIN | Analog Input Range ( $\mathrm{AIN}^{+}-\mathrm{AIN}^{-}$) | $1.7 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}<1.9 \mathrm{~V}$ | $\bullet$ |  | 1 to 2 |  | $\mathrm{V}_{\text {P-P }}$ |
| $\mathrm{V}_{\text {In(CM) }}$ | Analog Input Common Mode ( $\left.\mathrm{AIN}^{+}+\mathrm{AlN}^{-}\right) / 2$ | Differential Analog Input (Note 8) | $\bullet$ | $\mathrm{V}_{\text {CM }}-100 \mathrm{mV}$ | $\mathrm{V}_{\text {CM }}$ | $\mathrm{V}_{\text {CM }}+100 \mathrm{mV}$ | V |
| $\mathrm{V}_{\text {SENSE }}$ | External Voltage Reference Applied to SENSE | External Reference Mode | $\bullet$ | 0.625 | 1.250 | 1.300 | V |
| IINCM | Analog Input Common Mode Current | Per Pin, 65Msps Per Pin, 40Msps Per Pin, 25Msps |  |  | $\begin{aligned} & 81 \\ & 50 \\ & 31 \end{aligned}$ |  | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $1{ }^{1 \times 1}$ | Analog Input Leakage Current (№ Encode) | $0<\mathrm{AIN}^{+}, \mathrm{AIN}^{-}<\mathrm{V}_{\text {DD }}$ | $\bullet$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| $1{ }_{\text {IN2 }}$ | PAR/ $\overline{\text { EER }}$ Input Leakage Current | $0<\mathrm{PAR} / \overline{\mathrm{SER}}<\mathrm{V}_{\text {DD }}$ | $\bullet$ | -3 |  | 3 | $\mu \mathrm{A}$ |
| $\underline{I_{\text {IN3 }}}$ | SENSE Input Leakage Current | 0.625 < SENSE < 1.3V | $\bullet$ | -6 |  | 6 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\text {AP }}$ | Sample-and-Hold Acquisition Delay Time |  |  |  | 0 |  | ns |
| t ${ }_{\text {IITTER }}$ | Sample-and-Hold Acquisition Delay Jitter |  |  |  | 0.15 |  | $\mathrm{pS}_{\text {RMS }}$ |
| CMRR | Analog Input Common Mode Rejection Ratio |  |  |  | 80 |  | dB |
| BW-3B | Full-Power Bandwidth | Figure 6 Test Circuit |  |  | 800 |  | MHz |

DYПAMIC ACCURACY The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$. (Note 5)

| SYMBOL | PARAMETER | CONDITIONS |  | LTC2265-12 |  |  | LTC2264-12 |  |  | LTC2263-12 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| SNR | Signal-to-Noise Ratio | 5MHz Input 30MHz Input 70MHz Input 140MHz Input | - | 69.9 | $\begin{gathered} 71 \\ 71 \\ 70.9 \\ 70.6 \end{gathered}$ |  | 69.7 | $\begin{aligned} & 70.9 \\ & 70.8 \\ & 70.8 \\ & 70.5 \end{aligned}$ |  | 69.4 | $\begin{aligned} & \hline 70.5 \\ & 70.5 \\ & 70.5 \\ & 70.2 \end{aligned}$ |  | dBFS <br> dBFS <br> dBFS <br> dBFS |
| $\overline{\text { SFDR }}$ | Spurious Free Dynamic Range $2^{\text {nd }}$ or $3^{\text {rd }}$ Harmonic | 5 MHz Input 30MHz Input 70MHz Input 140MHz Input | $\bullet$ | 77 | $\begin{aligned} & 90 \\ & 90 \\ & 89 \\ & 84 \end{aligned}$ |  | 79 | $\begin{aligned} & 90 \\ & 90 \\ & 89 \\ & 84 \end{aligned}$ |  | 79 | $\begin{aligned} & 90 \\ & 90 \\ & 89 \\ & 84 \end{aligned}$ |  | dBFS <br> dBFS <br> dBFS <br> dBFS |
|  | Spurious Free Dynamic Range $4^{\text {th }}$ Harmonic or Higher | 5MHz Input 30MHz Input 70MHz Input 140MHz Input | - | 84 | $\begin{aligned} & 90 \\ & 90 \\ & 90 \\ & 90 \end{aligned}$ |  | 85 | $\begin{aligned} & 90 \\ & 90 \\ & 90 \\ & 90 \\ & \hline \end{aligned}$ |  | 84 | $\begin{aligned} & 90 \\ & 90 \\ & 90 \\ & 90 \\ & \hline \end{aligned}$ |  | dBFS <br> dBFS <br> dBFS <br> dBFS |
| S/(N+D) | Signal-to-Noise Plus Distortion Ratio | 5MHz Input 30MHz Input 70MHz Input 140MHz Input | $\bullet$ |  | $\begin{aligned} & 70.9 \\ & 70.9 \\ & 70.7 \\ & 70.3 \end{aligned}$ |  |  | $\begin{aligned} & 70.8 \\ & 70.7 \\ & 70.6 \\ & 70.2 \end{aligned}$ |  | 69.2 | $\begin{aligned} & 70.5 \\ & 70.4 \\ & 70.3 \\ & 69.9 \end{aligned}$ |  | dBFS <br> dBFS <br> dBFS <br> dBFS |
|  | Crosstalk | 10MHz Input |  |  | -105 |  |  | -105 |  |  | -105 |  | dBc |

 full operating temperature range, otherwise specifications are at $T_{A}=25^{\circ} \mathrm{C}$. $\mathrm{A}_{I N}=-1 \mathrm{dBFS}$. (Note 5)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {CM }}$ Output Voltage | $\mathrm{I}_{\text {OUT }}=0$ | $0.5 \cdot \mathrm{~V}_{\mathrm{DD}}-25 \mathrm{mV}$ | $0.5 \cdot \mathrm{~V}_{\mathrm{DD}}$ | $0.5 \cdot V_{D D}+25 \mathrm{mV}$ | V |
| $\mathrm{V}_{\text {CM }}$ Output Temperature Drift |  |  | $\pm 25$ |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| $V_{\text {CM }}$ Output Resistance | $-600 \mu \mathrm{~A}$ < $\mathrm{I}_{\text {OUT }}<1 \mathrm{~mA}$ |  | 4 |  | $\Omega$ |
| $V_{\text {REF }}$ Output Voltage | $\mathrm{I}_{\text {OUT }}=0$ | 1.225 | 1.250 | 1.275 | V |
| $V_{\text {REF }}$ Output Temperature Drift |  |  | $\pm 25$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {REF }}$ Output Resistance | $-400 \mu \mathrm{~A}<\mathrm{I}_{\text {OUT }}<1 \mathrm{~mA}$ |  | 7 |  | $\Omega$ |
| $\underline{V}_{\text {REF }}$ Line Regulation | $1.7 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}<1.9 \mathrm{~V}$ |  | 0.6 |  | $\mathrm{mV} / \mathrm{N}$ |

## DIGITAL InPUTS AחD OUTPUTS The • denotes the specifications which apply over the full operating

temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 5)

| SYMBOL | PARAMETER | CONDITIONS | MIN $\quad$ TYP | MAX |
| :--- | :--- | :--- | :--- | :--- |

ENCODE INPUTS (ENC ${ }^{+}$, ENC-)
Differential Encode Mode (ENC${ }^{-}$Not Tied to GND)

| $\mathrm{V}_{\text {ID }}$ | Differential Input Voltage | (Note 8) | $\bullet$ | 0.2 | V |  |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{~V}_{\text {ICM }}$ | Common Mode Input Voltage | Internally Set <br> Externally Set (Note 8) | $\bullet$ | 1.1 | 1.2 | 1.6 |
| $\mathrm{~V}_{\text {IN }}$ | Input Voltage Range | ENC + , ENC' to GND | V |  |  |  |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance | (See Figure 10) | $\bullet$ | 0.2 | 3.6 | V |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 10 | $\mathrm{k} \Omega$ |  |

Single-Ended Encode Mode (ENC- Tied to GND)

| $V_{I H}$ | High Level Input Voltage | $V_{D D}=1.8 \mathrm{~V}$ | $\bullet$ | 1.2 | V |
| :--- | :--- | :--- | :--- | :--- | :---: |
| $V_{I L}$ | Low Level Input Voltage | $V_{D D}=1.8 \mathrm{~V}$ | $\bullet$ | 0.6 | V |
| $V_{I N}$ | Input Voltage Range | $E^{+}$to GND | $\bullet$ | 0 | 3.6 |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance | (See Figure 11) |  | V |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 30 | $\mathrm{k} \Omega$ |

DIGITAL INPUTS ( $\overline{C S}$, SDI, SCK in Serial or Parallel Programming Mode. SDO in Parallel Programming Mode)

| $V_{I H}$ | High Level Input Voltage | $V_{D D}=1.8 \mathrm{~V}$ | $\bullet$ | 1.3 | V |
| :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low Level Input Voltage | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ | $\bullet$ |  | 0.6 |
| $\mathrm{I}_{\text {IN }}$ | Input Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ to 3.6 V | $\bullet$ | -10 | 10 |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | $\mu \mathrm{A}$ |  |

## SDO OUTPUT (Serial Programming Mode. Open-Drain Output. Requires 2ks Pull-Up Resistor if SDO Is Used)

| R0L | Logic Low Output Resistance to GND | $V_{D D}=1.8 \mathrm{~V}, \mathrm{SDO}=0 \mathrm{~V}$ |  | 200 |  |  | $\Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{IOH}^{\text {O}}$ | Logic High Output Leakage Current | SDO $=0 \mathrm{~V}$ to 3.6 V | $\bullet$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| Cout | Output Capacitance |  |  |  | 3 |  | pF |
| DIGITAL DATA OUTPUTS |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OD }}$ | Differential Output Voltage | $100 \Omega$ Differential Load, 3.5mA Mode $100 \Omega$ Differential Load, 1.75 mA Mode | $\bullet$ | $\begin{aligned} & 247 \\ & 125 \end{aligned}$ | $\begin{aligned} & 350 \\ & 175 \end{aligned}$ | $\begin{aligned} & 454 \\ & 250 \end{aligned}$ | mV mV |
| $\mathrm{V}_{0 S}$ | Common Mode Output Voltage | $100 \Omega$ Differential Load, 3.5mA Mode $100 \Omega$ Differential Load, 1.75 mA Mode | $\bullet$ | $\begin{aligned} & 1.125 \\ & 1.125 \end{aligned}$ | $\begin{aligned} & 1.250 \\ & 1.250 \end{aligned}$ | $\begin{aligned} & 1.375 \\ & 1.375 \end{aligned}$ | V |
| $\mathrm{R}_{\text {TERM }}$ | On-Chip Termination Resistance | Termination Enabled, $0 \mathrm{~V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ |  |  | 100 |  | $\Omega$ |


range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 9)

|  |  |  |  |  | 2265 |  |  | 2264 |  |  | 2263 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| $V_{D D}$ | Analog Supply Voltage | (Note 10) | $\bullet$ | 1.7 | 1.8 | 1.9 | 1.7 | 1.8 | 1.9 | 1.7 | 1.8 | 1.9 | V |
| $0 V_{D D}$ | Output Supply Voltage | (Note 10) | $\bullet$ | 1.7 | 1.8 | 1.9 | 1.7 | 1.8 | 1.9 | 1.7 | 1.8 | 1.9 | V |
| IVDD | Analog Supply Current | Sine Wave Input | $\bullet$ |  | 82 | 98 |  | 52 | 63 |  | 42 | 50 | mA |
| IOVDD | Digital Supply Current | 1-Lane Mode, 1.75 mA Mode 1-Lane Mode, 3.5 mA Mode 2-Lane Mode, 1.75 mA Mode 2-Lane Mode, 3.5mA Mode | $\bullet$ |  | $\begin{aligned} & 11 \\ & 20 \\ & 15 \\ & 28 \end{aligned}$ | $\begin{aligned} & 18 \\ & 31 \end{aligned}$ |  | $\begin{aligned} & 10 \\ & 19 \\ & 15 \\ & 28 \end{aligned}$ | $\begin{aligned} & 18 \\ & 31 \end{aligned}$ |  | $\begin{aligned} & 10 \\ & 18 \\ & 14 \\ & 27 \end{aligned}$ | $\begin{aligned} & 17 \\ & 31 \end{aligned}$ | mA mA mA mA |
| PDISS | Power Dissipation | 1-Lane Mode, 1.75 mA Mode 1-Lane Mode, 3.5mA Mode 2-Lane Mode, 1.75 mA Mode 2-Lane Mode, 3.5mA Mode | $\bullet$ |  | $\begin{aligned} & \hline 167 \\ & 184 \\ & 175 \\ & 198 \end{aligned}$ | $\begin{aligned} & 209 \\ & 232 \end{aligned}$ |  | $\begin{aligned} & 112 \\ & 128 \\ & 121 \\ & 144 \end{aligned}$ | $\begin{aligned} & 146 \\ & 169 \end{aligned}$ |  | $\begin{gathered} 94 \\ 108 \\ 101 \\ 124 \end{gathered}$ | $\begin{aligned} & 121 \\ & 146 \end{aligned}$ | mW <br> mW <br> mW <br> mW |
| $\bar{P}_{\text {SLEEP }}$ | Sleep Mode Power |  |  | 1 |  |  | 1 |  |  | 1 |  |  | mW |
| $\mathrm{P}_{\text {NAP }}$ | Nap Mode Power |  |  | 60 |  |  | 60 |  |  | 60 |  |  | mW |
| P PIFFCLK |  |  | Power Increase with Differential Encode Mode Enabled (No Increase for Sleep Mode) | 20 |  |  | 20 |  |  | 20 |  |  | mW |

TIMING CHARACTERISTICS The $\bullet$ denotes the speciifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 5)

| SYMBOL | PARAMETER | CONDITIONS |  | LTC2265-12 |  |  | LTC2264-12 |  |  | LTC2263-12 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{f}_{\text {S }}$ | Sampling Frequency | (Notes 10, 11) | $\bullet$ | 5 |  | 65 | 5 |  | 40 | 5 |  | 25 | MHz |
| $\mathrm{t}_{\text {ENCL }}$ | ENC Low Time (Note 8) | Duty Cycle Stabilizer Off Duty Cycle Stabilizer On | $\bullet$ | $7.3$ | $\begin{aligned} & 7.69 \\ & 7.69 \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{gathered} 11.88 \\ 2 \end{gathered}$ | $\begin{aligned} & \hline 12.5 \\ & 12.5 \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{gathered} 19 \\ 2 \end{gathered}$ | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | ns ns |
| $t_{\text {ENCH }}$ | ENC High Time (Note 8) | Duty Cycle Stabilizer Off Duty Cycle Stabilizer On |  | $\begin{gathered} 7.3 \\ 2 \end{gathered}$ | $\begin{aligned} & 7.69 \\ & 7.69 \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{gathered} 11.88 \\ 2 \end{gathered}$ | $\begin{aligned} & 12.5 \\ & 12.5 \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{gathered} 19 \\ 2 \end{gathered}$ | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | ns |
| $t_{\text {AP }}$ | Sample-and-Hold Acquisition Delay Time |  |  |  | 0 |  |  | 0 |  |  | 0 |  | ns |

TIMING CHARACTERISTICS The • denotes the speciitications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 5)

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX |
| :--- | :--- | :--- | :--- | :--- | :--- | UNITS

Digital Data Outputs ( $\mathrm{R}_{\text {TERM }}=100 \Omega$ Differential, $\mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}$ to GND on Each Output)

| $\mathrm{t}_{\text {SER }}$ | Serial Data Bit Period | Two Lanes, 16-Bit Serialization Two Lanes, 14-Bit Serialization Two Lanes, 12-Bit Serialization One Lane, 16-Bit Serialization One Lane, 14-Bit Serialization One Lane, 12-Bit Serialization |  |  | $\begin{aligned} & \hline 1 /\left(8 \bullet f_{\mathrm{S}}\right) \\ & 1 /\left(7 \bullet f_{\mathrm{S}}\right) \\ & 1 /\left(6 \bullet f_{\mathrm{S}}\right) \\ & 1 /\left(16 \cdot f_{\mathrm{S}}\right) \\ & 1 /\left(14 \bullet f_{\mathrm{S}}\right) \\ & 1 /\left(12 \bullet f_{\mathrm{S}}\right) \end{aligned}$ |  | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {frame }}$ | FR to DCO Delay | (Note 8) | $\bullet$ | $0.35 \cdot \mathrm{t}_{\text {SER }}$ | $0.5 \cdot \mathrm{t}_{\text {SER }}$ | 0.65 • $\mathrm{t}_{\text {SER }}$ | s |
| $t_{\text {DATA }}$ | DATA to DCO Delay | (Note 8) | $\bullet$ | $0.35 \cdot \mathrm{t}_{\text {SER }}$ | 0.5 • $\mathrm{S}_{\text {SER }}$ | 0.65 • $\mathrm{t}_{\text {SER }}$ | S |
| tPD | Propagation Delay | (Note 8) | $\bullet$ | $0.7 \mathrm{n}+2 \cdot \mathrm{t}_{\text {SER }}$ | $1.1 n+2 \cdot t_{\text {SER }}$ | $1.5 n+2 \cdot t_{\text {SER }}$ | S |
| $\mathrm{t}_{\mathrm{R}}$ | Output Rise Time | Data, DCO, FR, 20\% to 80\% |  |  | 0.17 |  | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Output Fall Time | Data, DCO, FR, FR, 20\% to 80\% |  |  | 0.17 |  | ns |
|  | DCO Cycle-to-Cycle Jitter | $\mathrm{t}_{\text {SER }}=1 \mathrm{~ns}$ |  |  | 60 |  | PSP-P |
|  | Pipeline Latency |  |  |  | 6 |  | Cycles |

SPI Port Timing (Note 8)

| $\mathrm{t}_{\text {SCK }}$ | SCK Period | Write Mode <br> Readback Mode, $\mathrm{C}_{\text {SDO }}=20 \mathrm{pF}, \mathrm{R}_{\text {PULLUP }}=2 \mathrm{k}$ | $\stackrel{\bullet}{\bullet}$ | $\begin{gathered} 40 \\ 250 \end{gathered}$ |  | ns ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {S }}$ | $\overline{\text { CS }}$ to SCK Set-Up Time |  | $\bullet$ | 5 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | SCK to $\overline{\text { CS Set-Up Time }}$ |  | $\bullet$ | 5 |  | ns |
| $t_{\text {DS }}$ | SDI Set-Up Time |  | $\bullet$ | 5 |  | ns |
| $\mathrm{t}_{\text {DH }}$ | SDI Hold Time |  | $\bullet$ | 5 |  | ns |
| to | SCK Falling to SDO Valid | Readback Mode, CsDO $=20 \mathrm{pF}, \mathrm{R}_{\text {PULLuP }}=2 \mathrm{k}$ | $\bullet$ |  | 125 | ns |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: All voltage values are with respect to GND with GND and OGND shorted (unless otherwise noted).
Note 3: When these pin voltages are taken below GND or above $V_{D D}$, they will be clamped by internal diodes. This product can handle input currents of greater than 100 mA below GND or above $\mathrm{V}_{\mathrm{DD}}$ without latchup.
Note 4: When these pin voltages are taken below GND they will be clamped by internal diodes. When these pin voltages are taken above $V_{D D}$ they will not be clamped by internal diodes. This product can handle input currents of greater than 100 mA below GND without latchup.
Note 5: $\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}_{\mathrm{DD}}=1.8 \mathrm{~V}, \mathrm{f}_{\text {SAMPLE }}=65 \mathrm{MHz}($ LTC2265 $), 40 \mathrm{MHz}$ (LTC2264), or 25 MHz (LTC2263), 2-lane output mode, differential ENC ${ }^{+}$/ $E N C^{-}=2 V_{\text {P-p }}$ sine wave, input range $=2 V_{\text {P-p }}$ with differential drive, unless otherwise noted.

Note 6: Integral nonlinearity is defined as the deviation of a code from a best fit straight line to the transfer curve. The deviation is measured from the center of the quantization band.
Note 7: Offset error is the offset voltage measured from -0.5 LSB when the output code flickers between 000000000000 and 111111111111 in 2's complement output mode.
Note 8: Guaranteed by design, not subject to test.
Note 9: $\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}_{\mathrm{DD}}=1.8 \mathrm{~V}, \mathrm{f}_{\mathrm{SAMPLE}}=65 \mathrm{MHz}($ LTC2265 $), 40 \mathrm{MHz}$ (LTC2264), or 25 MHz (LTC2263), 2-lane output mode, ENC ${ }^{+}=$singleended 1.8 V square wave, ENC $^{-}=0 \mathrm{~V}$, input range $=2 \mathrm{~V}_{\mathrm{P}-\mathrm{p}}$ with differential drive, unless otherwise noted. The supply current and power dissipation specifications are totals for the entire chip, not per channel.
Note 10: Recommended operating conditions.
Note 11: The maximum sampling frequency depends on the speed grade of the part and also which serialization mode is used. The maximum serial data rate is 1000 Mbps , so $\mathrm{t}_{\text {SER }}$ must be greater than or equal to 1 ns .

## timing DIAGRAmS

2-Lane Output Mode, 16-Bit Serialization

*Dx AND Dy ARE EXTRA NON-DATA BITS FOR COMPLETE SOFTWARE COMPATIBILITY WITH THE 14-BIT VERSIONS OF THESE A/Ds. DURING NORMAL NON-OVERRANGED OPERATION DX AND DY ARE SET TO LOGIC 0. SEE THE DATA FORMAT SECTION FOR MORE DETAILS.

## 2-Lane Output Mode, 14-Bit Serialization



NOTE THAT IN THIS MODE, FR $/$ /FR ${ }^{-}$HAS TWO TIMES THE PERIOD OF ENC ${ }^{+} /$ENC $^{-}$
*DX AND DY ARE EXTRA NON-DATA BITS FOR COMPLETE SOFTWARE COMPATIBILITY WITH THE 14-BIT VERSIONS OF THESE A/Ds. DURING NORMAL NON-OVERRANGED OPERATION DX AND Dy ARE SET TO LOGIC 0. SEE THE DATA FORMAT SECTION FOR MORE DETAILS.

## timing DIAGRAmS

2-Lane Output Mode, 12-Bit Serialization


1-Lane Output Mode, 16-Bit Serialization

*DX AND DY ARE EXTRA NON-DATA BITS FOR COMPLETE SOFTWARE COMPATIBILITY WITH THE 14-BIT VERSIONS OF THESE A/Ds. DURING NORMAL NON-OVERRANGED OPERATION DX AND DY ARE SET TO LOGIC 0. SEE THE DATA FORMAT SECTION FOR MORE DETAILS.

9

LTC2265-12/
LTC2264-12/LTC2263-12

## timing DIAGRAmS

1-Lane Output Mode, 14-Bit Serialization


OUT\#B ${ }^{+}$, OUT\#B ${ }^{-}$ARE DISABLED
*Dx AND Dy ARE EXTRA NON-DATA BITS FOR COMPLETE SOFTWARE COMPATIBILITY WITH THE 14-BIT VERSIONS OF THESE A/Ds. DURING NORMAL NON-OVERRANGED OPERATION DX AND DY ARE SET TO LOGIC 0. SEE THE DATA FORMAT SECTION FOR MORE DETAILS.

1-Lane Output Mode, 12-Bit Serialization


## timing DIAGRAmS



SPI Port Timing (Write Mode)


## TYPICAL PERFORMANCE CHARACTERISTICS



226512 G01

LTC2265-12: 8k Point FFT,
$\mathrm{f}_{\mathrm{IN}}=30 \mathrm{MHz},-1 \mathrm{dBFS}, 65 \mathrm{Msps}$


LTC2265-12: 8k Point 2-Tone FFT, $\mathrm{f}_{\mathrm{IN}}=68 \mathrm{MHz}, 69 \mathrm{MHz},-1 \mathrm{dBFS}$, 65Mmps


LTC2265-12: Differential Nonlinearity (DNL)


226512 G02

LTC2265-12: 8k Point FFT,
$\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz},-1 \mathrm{dBFS}, 65 \mathrm{Msps}$


LTC2265-12: Shorted Input Histogram


LTC2265-12: 8k Point FFI, $\mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz}$ -1dBFS, 65Msps


226512 G03

LTC2265-12: 8k Point FFT,
$\mathrm{f}_{\mathrm{IN}}=140 \mathrm{MHz},-1 \mathrm{dBFS}, 65 \mathrm{Msps}$


226512 G06
LTC2265-12: SNR vs Input
Frequency, -1dBFS, 2V Range, 65Msps


## TYPICAL PERFORMANCE CHARACTERISTICS



LTC2265-12: IVdd vs Sample Rate, 5 MHz Sine Wave Input, -1dBFS


226512 G13
LTC2264-12: Integral Nonlinearity (INL)


LTC2265-12: SFDR vs Input Level, $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}, 2 \mathrm{~V}$ Range, 65 Msps

$I_{\text {OvDD }}$ vs Sample Rate, 5MHz Sine Wave Input, -1dBFS


226512 G14
LTC2264-12: Differential Nonlinearity (DNL)


LTC2265-12: SNR vs Input Level, $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}, 2 \mathrm{~V}$ Range, 65Msps


226512 G12

LTC2265-12: SNR vs SENSE,
$\mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz},-1 \mathrm{dBFS}$


226512 G15
LTC2264-12: 8k Point FFT, $\mathrm{f}_{\mathrm{IN}}=$ 5MHz, -1dBFS, 40Msps


## TYPICAL PERFORMANCE CHARACTERISTICS



226512 G19
LTC2264-12: 8k Point 2-Tone FFT, $\mathrm{f}_{\mathrm{IN}}=68 \mathrm{MHz}, 69 \mathrm{MHz},-1 \mathrm{dBFS}$, 40Msps


LTC2264-12: SFDR vs Input Frequency, -1dBFS, 2V Range, 40Msps


LTC2264-12: 8k Point FFT, $\mathrm{f}_{\mathrm{IN}}=69 \mathrm{MHz},-1 \mathrm{dBFS}, 40 \mathrm{Msps}$


LTC2264-12: Shorted Input Histogram


226512 G23
LTC2264-12: SFDR vs Input Level, $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}, 2 \mathrm{~V}$ Range, 40Msps


LTC2264-12: 8k Point FFT,
$\mathrm{f}_{\mathrm{IN}}=139 \mathrm{MHz},-1 \mathrm{dBFS}, 40 \mathrm{Msps}$


LTC2264-12: SNR vs Input Frequency, -1dBFS, 2V Range, 40Msps


226512 G24
LTC2264-12: IVDD Vs Sample Rate, 5MHz Sine Wave Input, -1dBFS


## TYPICAL PGRFORMANCE CHARACTERISTICS



226512 G28
LTC2263-12: 8k Point FFT,


226512 G31
LTC2263-12: 8k Point FFT,
$\mathrm{f}_{\mathrm{IN}}=140 \mathrm{MHz},-1 \mathrm{dBFS}, 25 \mathrm{Msps}$


LTC2263-12: Integral Nonlinearity (INL)


LTC2263-12: 8k Point FFT,
$\mathrm{f}_{\mathrm{IN}}=30 \mathrm{MHz},-1 \mathrm{dBFS}, 25 \mathrm{Msps}$


226512 G32
LTC2263-12: 8k Point 2-Tone FFT, $\mathrm{f}_{\mathrm{IN}}=68 \mathrm{MHz}, 69 \mathrm{MHz},-1 \mathrm{dBFS}$, 25Msps


LTC2263-12: Differential Nonlinearity (DNL)


LTC2263-12: 8k Point FFT,
$\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz},-1 \mathrm{dBFS}, 25 \mathrm{Msps}$


226512 G33
LTC2263-12: Shorted Input Histogram


## TYPICAL PGRFORMANCE CHARACTERISTICS



LTC2263-12: IVDD vs Sample Rate, 5MHz Sine Wave Input, -1dBFS


LTC2263-12: SFDR vs Input
Frequency, -1dBFS, 2V Range, 25Msps


226512 G38
LTC2263-12: SNR vs SENSE,
$\mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz},-1 \mathrm{dBFS}$


LTC2263-12: SFDR vs Input Level, $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$, 2V Range, 25Msps


DCO Cycle-Cycle Jitter vs Serial Data Rate


## PIn fUnCTIOnS

$\mathrm{A}_{\mathrm{IN} 1}{ }^{+}$(Pin 1): Channel 1 Positive Differential Analog Input.
$\mathrm{A}_{\text {IN1 }}{ }^{-}$(Pin 2): Channel 1 Negative Differential Analog Input.
V $_{\text {CM1 }}$ (Pin3): Common Mode Bias Output, Nominally Equal to $V_{D D} / 2$. $V_{C M}$ should be used to bias the common mode of the analog inputs of channel 1 . Bypass to ground with a $0.1 \mu \mathrm{~F}$ ceramic capacitor.

REFH (Pins 4, 5): ADC High Reference. Bypass to pins 6, 7 with a $2.2 \mu \mathrm{~F}$ ceramic capacitor, and to ground with a $0.1 \mu \mathrm{~F}$ ceramic capacitor.
REFL (Pins 6, 7): ADC Low Reference. Bypass to pins 4, 5 with a $2.2 \mu \mathrm{~F}$ ceramic capacitor, and to ground with a $0.1 \mu \mathrm{~F}$ ceramic capacitor.
VCM2 $^{\text {(Pin } 8): C o m m o n ~ M o d e ~ B i a s ~ O u t p u t, ~ N o m i n a l l y ~ E q u a l ~}$ to $\mathrm{V}_{\mathrm{DD}} / 2 \mathrm{~V}_{\mathrm{CM}}$ should be used to bias the common mode of the analog inputs of channel 2. Bypass to ground with a $0.1 \mu \mathrm{~F}$ ceramic capacitor.
$\mathrm{A}_{\mathrm{IN} 2}{ }^{+}$(Pin 9): Channel 2 Positive Differential Analog Input.
$A_{\text {IN2 }}{ }^{-}$(Pin 10): Channel 2 Negative Differential Analog Input.

VDD (Pins 11, 12, 39, 40): Analog Power Supply, 1.7V to 1.9 V . Bypass to ground with $0.1 \mu \mathrm{~F}$ ceramic capacitors. Adjacent pins can share a bypass capacitor.

ENC ${ }^{+}$(Pin 13): Encode Input. Conversion starts on the rising edge.
ENC${ }^{-}$(Pin 14): Encode Complement Input. Conversion starts on the falling edge.
$\overline{\mathrm{CS}}$ (Pin 15): In serial programming mode (PAR/ $\overline{\mathrm{SER}}=0 \mathrm{~V}$ ), $\overline{\mathrm{CS}}$ is the serial interface chip select input. When $\overline{\mathrm{CS}}$ is low, SCK is enabled for shifting data on SDI into the mode
control registers. In parallel programming mode (PAR/SER $\left.=V_{D D}\right)$, $\overline{\mathrm{CS}}$ selects 2-lane or 1-lane output mode. $\overline{\mathrm{CS}}$ can be driven with 1.8 V to 3.3 V logic.

SCK (Pin 16): In serial programming mode (PAR/ $\overline{\mathrm{SER}}$ $=0 \mathrm{~V}$ ), SCK is the serial interface clock input. In parallel programming mode (PAR/伝 = VDD $)$, SCK selects 3.5 mA or 1.75 mA LVDS output currents. SCK can be driven with 1.8V to 3.3V logic.

SDI (Pin 17): In serial programming mode (PAR/ $\overline{\mathrm{SER}}=$ OV), SDI is the serial interface data input. Data on SDI is clocked into the mode control registers on the rising edge of SCK. In parallel programming mode (PAR/ $\overline{\mathrm{SER}}=$ $\left.V_{D D}\right)$, SDI can be used to power down the part. SDI can be driven with 1.8 V to 3.3 V logic.

GND (Pins 18, 33, 37, Exposed Pad Pin 41): ADC Power Ground. The exposed pad must be soldered to the PCB ground.

OGND (Pin 25): Output Driver Ground. Must be shorted to the ground plane by a very low inductance path. Use multiple vias close to the pin.
OV ${ }_{\text {DD }}$ (Pin 26): Output Driver Supply, 1.7V to 1.9V. Bypass to ground with a $0.1 \mu \mathrm{~F}$ ceramic capacitor.
SDO (Pin 34): In serial programming mode (PAR/ $\overline{\mathrm{SER}}$ $=0 \mathrm{~V}$ ), SDO is the optional serial interface data output. Data on SDO is read back from the mode control registers and can be latched on the falling edge of SCK. SDO is an open-drain NMOS output that requires an external $2 k$ pullup resistor of 1.8 V to 3.3 V . If readback from the mode control registers is not needed, the pull-up resistor is not necessary and SDO can be left unconnected. In parallel programming mode (PAR/SER = $\mathrm{V}_{\mathrm{DD}}$ ), SDO is an input that enables internal $100 \Omega$ termination resistors on the digital outputs. When used as an input, SDO can be driven with 1.8 V to 3.3 V logic through a 1 k series resistor.

## PIn fUnCTIOnS

PAR/SER (Pin 35): Programming Mode Selection Pin.
Connect to ground to enable the serial programming mode. $\overline{C S}$, SCK, SDI and SDO become a serial interface that controls the A/D operating modes. Connect to $V_{D D}$ to enable parallel programming mode where $\overline{\mathrm{CS}}, \mathrm{SCK}$, SDI and SDO become parallel logic inputs that control a reduced set of the A/D operating modes. PAR/SER should be connected directly to ground or the $V_{D D}$ of the part and not be driven by a logic signal.
$\mathbf{V}_{\text {REF }}$ (Pin 36): Reference Voltage Output. Bypass to ground with a $1 \mu \mathrm{~F}$ ceramic capacitor, nominally 1.25 V .

SENSE (Pin 38): Reference Programming Pin. Connecting SENSE to $V_{D D}$ selects the internal reference and a $\pm 1 \mathrm{~V}$ input range. Connecting SENSE to ground selects the internal reference and a $\pm 0.5 \mathrm{~V}$ input range. An external reference between 0.625 V and 1.3 V applied to SENSE selects an input range of $\pm 0.8 \bullet \vee_{\text {SENSE }}$.

## LVDS OUTPUTS

The following pins are differential LVDS outputs. The output current level is programmable. There is an optional internal $100 \Omega$ termination resistor between the pins of each LVDS output pair.

OUT2B ${ }^{-} /$OUT2B $^{+}$, OUT2A ${ }^{-}$, OUT2A+ (Pins 19/20, 21/22): Serial Data Outputs for Channel 2. In 1-lane output mode, only OUT2A ${ }^{-} /$OUT2A $^{+}$are used.
$\mathbf{F R}^{-/} / \mathrm{FR}^{+}$(Pin 23/Pin 24): Frame Start Output.
DCO-/DCO ${ }^{+}$(Pin 27/Pin 28): Data Clock Output.
OUT1B ${ }^{-} /$OUT1B $^{+}$, OUT1A ${ }^{-/ O U T 1 A^{+}(\text {Pins 29/30, 31/32): }}$
Serial Data Outputs for Channel 1. In 1-lane output mode, only OUT1A ${ }^{-} / 0 U T 1 A^{+}$are used.

## fUnCTIONAL BLOCK DIAGRAM



Figure 1. Functional Block Diagram

## APPLICATIONS InFORMATION

## CONVERTER OPERATION

The LTC2265-12/LTC2264-12/LTC2263-12 are low power, 2-channel, 12-bit, 65Msps/40Msps/25Msps A/D converters that are powered by a single 1.8 V supply. The analog inputs should be driven differentially. The encode input can be driven differentially for optimal jitter performance, or single-ended for lower power consumption. To minimize the number of data lines, the digital outputs are serial LVDS. Each channel outputs two bits at a time (2-lane mode) or one bit at a time (1-lane mode). Many additional features can be chosen by programming the mode control registers through a serial SPI port.

## ANALOG INPUT

The analog inputs are differential CMOS sample-and-hold circuits (Figure 2). The inputs should be driven differentially around a common mode voltage set by the $\mathrm{V}_{\mathrm{CM} 1}$ or $\mathrm{V}_{\mathrm{CM} 2}$ output pins, which are nominally $\mathrm{V}_{\mathrm{DD}} / 2$. For the 2 V input range, the inputs should swing from $\mathrm{V}_{\mathrm{CM}}-0.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CM}}$ +0.5 V . There should be a $180^{\circ}$ phase difference between the inputs.

The two channels are simultaneously sampled by a shared encode circuit (Figure 2).

## INPUT DRIVE CIRCUITS

## Input Filtering

If possible, there should be an RC lowpass filter right at the analog inputs. This lowpass filter isolates the drive circuitry from the A/D sample-and-hold switching and limits wideband noise from the drive circuitry. Figure 3 shows an example of an input RC filter. The RC component values should be chosen based on the application's input frequency.

## Transformer Coupled Circuits

Figure 3 shows the analog input being driven by an RF transformer with a center-tapped secondary. The center tap is biased with $V_{C M}$, setting the $A / D$ input at its optimal DC level. At higher input frequencies a transmission line balun transformer (Figures 4 to 6) has better balance, resulting in lower A/D distortion.


Figure 2. Equivalent Input Circuit. Only One of the Two Analog Channels Is Shown.


Figure 3. Analog Input Circuit Using a Transformer. Recommended for Input Frequencies from 5 MHz to 70 MHz

## APPLICATIONS INFORMATION

## Amplifier Circuits

Figure 7 shows the analog inputbeing driven by ahigh speed differential amplifier. The output of the amplifier is ACcoupled to the A/D so the amplifier's output common mode voltage can be optimally set to minimize distortion.


1: MA/COM MABA-007159-000000
T2: MA/COM MABAESOO6O
RESISTORS, CAPACITORS ARE 0402 PACKAGE SIZE
Figure 4. Recommended Front-End Circuit for Input Frequencies from 70 MHz to 170 MHz


T1: MA/COM MABA-007159-000000
T2: COILCRAFT WBC1-1LB
RESISTORS, CAPACITORS ARE 0402 PACKAGE SIZE
Figure 5. Recommended Front-End Circuit for Input Frequencies from 170 MHz to 300 MHz

At very high frequencies an RF gain block will often have lower distortion than a differential amplifier. If the gain block is single-ended, then a transformer circuit (Figures 4 to 6) should convert the signal to differential before driving the $A / D$.


T1: MA/COM ETC1-1-13 RESISTORS, CAPACITORS ARE 0402 PACKAGE SIZE

Figure 6. Recommended Front-End Circuit for Input Frequencies Above 300MHz


Figure 7. Front-End Circuit Using a High Speed Differential Amplifier

## APPLICATIONS InFORMATION

## Reference

The LTC2265-12/LTC2264-12/LTC2263-12 has an internal 1.25 V voltage reference. For a 2 V input range using the internal reference, connect SENSE to $\mathrm{V}_{\mathrm{DD}}$. For a 1 V input range using the internal reference, connect SENSE to ground. For a 2 V input range with an external reference, apply a 1.25 V reference voltage to SENSE (Figure 9).
The input range can be adjusted by applying a voltage to SENSE that is between 0.625 V and 1.30 V . The input range will then be $1.6 \bullet V_{\text {SENSE }}$.
The reference is shared by both ADC channels, so it is not possible to independently adjust the input range of individual channels.

The $\mathrm{V}_{\text {REF }}$, REFH and REFL pins should be bypassed, as shown in Figure 8. The $0.1 \mu \mathrm{~F}$ capacitor between REFH and REFL should be as close to the pins as possible (not on the backside of the circuit board).


Figure 8. Reference Circuit

## Encode Input

The signal quality of the encode inputs strongly affects the $A / D$ noise performance. The encode inputs should be treated as analog signals-do not route them next to digital traces on the circuit board. There are two modes of operation for the encode inputs: the differential encode mode (Figure 10), and the single-ended encode mode (Figure 11).


Figure 9. Using an External 1.25V Reference


Figure 10. Equivalent Encode Input Circuit for Differential Encode Mode


Figure 11. Equivalent Encode Input Circuit for Single-Ended Encode Mode

## APPLICATIONS INFORMATION

The differential encode mode is recommended for sinusoidal, PECL, or LVDS encode inputs (Figures 12 and 13). The encode inputs are internally biased to 1.2 V through 10k equivalent resistance. The encode inputs can be taken above $V_{D D}$ (up to 3.6 V ), and the common mode range is from 1.1 V to 1.6 V . In the differential encode mode, ENC ${ }^{-}$should stay at least 200 mV above ground to avoid falsely triggering the single-ended encode mode. For good jitter performance ENC ${ }^{+}$should have fast rise and fall times.

The single-ended encode mode should be used with CMOS encode inputs. To select this mode, ENC- is connected to ground and ENC ${ }^{+}$is driven with a square wave encode input. ENC ${ }^{+}$can be taken above $V_{D D}$ (up to 3.6 V ) so 1.8 V to 3.3 V CMOS logic levels can be used. The ENC ${ }^{+}$threshold is 0.9 V . For good jitter performance ENC ${ }^{+}$should have fast rise and fall times.

## Clock PLL and Duty Cycle Stabilizer

The encode clock is multiplied by an internal phase-locked loop (PLL) to generate the serial digital output data. If the encode signal changes frequency or is turned off, the PLL requires $25 \mu$ s to lock onto the input clock.

A clock duty cycle stabilizer circuit allows the duty cycle of the applied encode signal to vary from $30 \%$ to $70 \%$. In the serial programming mode it is possible to disable the duty cycle stabilizer, but this is not recommended. In the parallel programming mode the duty cycle stabilizer is always enabled.

## DIGITAL OUTPUTS

The digital outputs of the LTC2265-12/LTC2264-12/ LTC2263-12 are serialized LVDS signals. Each channel outputs two bits at a time (2-lane mode) or one bit at a
time (1-lane mode). The data can be serialized with 16-, 14-, or 12-bit serialization (see the Timing Diagrams section for details).

The output data should be latched on the rising and falling edges of the data clockout (DCO). A data frame output (FR) can be used to determine when the data from a new conversion result begins. In the 2-lane, 14-bit serialization mode, the frequency of the FR output is halved.
The maximum serial data rate for the data outputs is 1 Gbps, so the maximum sample rate of the ADC will depend on the serialization mode as well as the speed grade of the ADC (see Table 1). The minimum sample rate for all serialization modes is 5 Msps .


T1 = MA/COM ETC1-1-13 RESISTORS AND CAPACITORS ARE 0402 PACKAGE SIZE

Figure 12. Sinusoidal Encode Drive


Figure 13. PECL or LVDS Encode Drive

## APPLICATIONS InFORMATION

Table 1. Maximum Sampling Frequency for All Serialization Modes. Note That These Limits Are for the LTC2265-12. The Sampling Frequency for the Slower Speed Grades Cannot Exceed 40MHz (LTC2264-12) or 25MHz (LTC2263-12).

| SERIALIZATION MODE |  | MAXIMUM SAMPLING FREQUENCY, $\mathrm{I}_{\mathrm{S}}$ (MHz) | DCO FREQUENCY | FR FREQUENCY | SERIAL DATA RATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 2-Lane | 16-Bit Serialization | 65 | $4{ }^{\text {f }}$ S | $\mathrm{f}_{5}$ | 8 •fS |
| 2-Lane | 14-Bit Serialization | 65 | $3.5 \cdot \mathrm{f}_{\mathrm{S}}$ | 0.5 • fs | $7 \cdot \mathrm{f}_{S}$ |
| 2-Lane | 12-Bit Serialization | 65 | $3 \cdot \mathrm{f}_{S}$ | $\mathrm{f}_{5}$ | $6 \cdot \mathrm{f}_{S}$ |
| 1-Lane | 16-Bit Serialization | 62.5 | $8 \cdot \mathrm{f}_{5}$ | $\mathrm{f}_{S}$ | $16 \cdot \mathrm{f}_{S}$ |
| 1-Lane | 14-Bit Serialization | 65 | $7 \cdot f_{S}$ | $\mathrm{f}_{5}$ | $14 \cdot \mathrm{f}_{\text {S }}$ |
| 1-Lane | 12-Bit Serialization | 65 | $6 \cdot \mathrm{f}_{S}$ | $\mathrm{f}_{S}$ | $12 \cdot \mathrm{f}_{S}$ |

By default the outputs are standard LVDS levels: a 3.5 mA output current and a 1.25 V output common mode voltage. An external $100 \Omega$ differential termination resistor is required for each LVDS output pair. The termination resistors should be located as close as possible to the LVDS receiver.

The outputs are powered by $O V_{D D}$ and OGND which are isolated from the A/D core power and ground.

## Programmable LVDS Output Current

The default output driver current is 3.5 mA . This current can be adjusted by control register A2 in serial programming mode. Available current levels are $1.75 \mathrm{~mA}, 2.1 \mathrm{~mA}, 2.5 \mathrm{~mA}$, $3 \mathrm{~mA}, 3.5 \mathrm{~mA}, 4 \mathrm{~mA}$ and 4.5 mA . In parallel programming mode the SCK pin can select either 3.5 mA or 1.75 mA .

## Optional LVDS Driver Internal Termination

In most cases, using just an external $100 \Omega$ termination resistor will give excellent LVDS signal integrity. In addition, an optional internal $100 \Omega$ termination resistor can be enabled by serially programming mode control register A2. The internal termination helps absorb any reflections caused by imperfect termination at the receiver. When the internal termination is enabled, the output driver current is doubled to maintain the same output voltage swing. In parallel programming mode the SDO pin enables internal termination. Internal termination should only be used with $1.75 \mathrm{~mA}, 2.1 \mathrm{~mA}$ or 2.5 mA LVDS output current modes.

## DATA FORMAT

Table 2 shows the relationship between the analog input voltage and the digital data output bits. By default the output data format is offset binary. The 2's complement format can be selected by serially programming mode control register A1.

In addition to the 12 data bits (D11-D0), two additional bits ( $D_{X}$ and $D_{Y}$ ) are sent out in the 14-bit and 16-bit serialization modes. These extra bits are to ensure complete software compatibility with the 14-bit versions of these $A / D s$. During normal operation when the analog inputs are not overranged, $D_{X}$ and $D_{Y}$ are always logic 0 . When the analog inputs are overranged positive, $D_{X}$ and $D_{Y}$ become logic 1. When the analog inputs are overranged negative, $D_{X}$ and $D_{Y}$ become logic 0 . $D_{X}$ and $D_{Y}$ can also be controlled by the digital output test pattern. See the Timing Diagrams section for more information.

Table 2. Output Codes vs Input Voltage

| $\begin{aligned} & \overline{A_{I N}^{+}-A_{I N}^{-}} \\ & \text {(2V RANGE) } \end{aligned}$ | $\begin{aligned} & \text { D11-DO } \\ & \text { (OFFSET BINARY) } \end{aligned}$ | $\begin{aligned} & \text { D11-D0 } \\ & \text { (2's COMPLEMENT) } \end{aligned}$ | $\mathrm{D}_{\mathrm{X}}, \mathrm{D}_{\mathrm{Y}}$ |
| :---: | :---: | :---: | :---: |
| >+1.000000V | 111111111111 | 011111111111 | 11 |
| +0.999512V | 111111111111 | 011111111111 | 00 |
| +0.999024V | 111111111110 | 011111111110 | 00 |
| $+0.000488 \mathrm{~V}$ | 100000000001 | 000000000001 | 00 |
| 0.000000 V | 100000000000 | 000000000000 | 00 |
| -0.000488V | 011111111111 | 111111111111 | 00 |
| -0.000976V | 011111111110 | 111111111110 | 00 |
| -0.999512V | 000000000001 | 100000000001 | 00 |
| -1.000000V | 000000000000 | 100000000000 | 00 |
| s-1.000000V | 000000000000 | 100000000000 | 00 |

## APPLICATIONS INFORMATION

## Digital Output Randomizer

Interference from the A/D digital outputs is sometimes unavoidable.Digital interference may be from capacitive or inductive coupling or coupling through the ground plane. Even a tiny coupling factor can cause unwanted tones in the ADC output spectrum. By randomizing the digital output before it is transmitted off chip, these unwanted tones can be randomized which reduces the unwanted amplitude.

The digital output is randomized by applying an exclu-sive-OR Iogic operation between the LSB and all other data output bits. To decode, the reverse operation is applied—an exclusive-OR operation is applied between the LSB and all other bits. The FR and DCO outputs are not affected. The output randomizer is enabled by serially programming mode control register A1.

## Digital Output Test Pattern

To allow in-circuit testing of the digital interface to the $A / D$, there is a test mode that forces the $A / D$ data outputs (D11-D0, $D_{X}, D_{Y}$ ) of all channels to known values. The digital output test patterns are enabled by serially programming mode control registers A3 and A4. When enabled, the test patterns override all other formatting modes: 2's complement and randomizer.

## Output Disable

The digital outputs may be disabled by serially programming mode control register A2. The current drive for all digital outputs, including DCO and FR, are disabled to save power or enable in-circuittesting. When disabled, the common mode of each output pair becomes high impedance, but the differential impedance may remain low.

## Sleep and Nap Modes

The A/D may be placed in sleep or nap modes to conserve power. In sleep mode the entire chip is powered down, resulting in 1 mW power consumption. Sleep mode is enabled by mode control register A1 (serial programming mode), or by SDI (parallel programming mode). The amount of time required to recover from sleep mode depends on the size of the bypass capacitors on $V_{\text {REF }}$, REFH and REFL. For the suggested values in Figure 8, the A/D will stabilize after 2 ms .

In nap mode any combination of $A / D$ channels can be powered down while the internal reference circuits and the PLL stay active, allowing faster wake-up than from sleep mode. Recovering from nap mode requires at least 100 clock cycles. Ifthe application demands a very accurate DC settling, then an additional $50 \mu \mathrm{~s}$ should be allowed so the on-chip references can settle from the slight temperature shift caused by the change in supply current as the A/D leaves nap mode. Nap mode is enabled by the mode control register A1 in the serial programming mode.

## DEVICE PROGRAMMING MODES

The operating modes of the LTC2265-12/LTC2264-12/ LTC2263-12 can be programmed by either a parallel interface or a simple serial interface. The serial interface has more flexibility and can program all available modes. The parallel interface is more limited and can only program some of the more commonly used modes.

## Parallel Programming Mode

To use the parallel programming mode, PAR/ $\overline{\text { SER }}$ should be tied to $\mathrm{V}_{\mathrm{DD}}$. The $\overline{\mathrm{CS}}$, SCK, SDI and SDO pins are binary logic inputs that set certain operating modes. These pins can be tied to $\mathrm{V}_{\mathrm{DD}}$ or ground, or driven by $1.8 \mathrm{~V}, 2.5 \mathrm{~V}$ or 3.3V CMOS logic. When used as an input, SDO should be driven through a 1 k series resistor. Table 3 shows the modes set by $\overline{\mathrm{CS}}, \mathrm{SCK}, \mathrm{SDI}$ and SDO.
Table 3. Parallel Programming Mode Control Bits $\left(\right.$ PAR/SER $\left.=\mathrm{V}_{\mathrm{DD}}\right)$

| PIN | DESCRIPTION |
| :---: | :---: |
| $\overline{\overline{C S}}$ | 2-Lane/1-Lane Selection Bit <br> $0=2$-Lane, 16-Bit Serialization Output Mode 1 = 1-Lane, 14-Bit Serialization Output Mode |
| SCK | LVDS Current Selection Bit $0=3.5 \mathrm{~mA}$ LVDS Current Mode $1=1.75 \mathrm{~mA}$ LVDS Current Mode |
| SDI | Power Down Control Bit <br> 0 = Normal Operation <br> 1 = Sleep Mode |
| SDO | Internal Termination Selection Bit <br> $0=$ Internal Termination Disabled <br> 1 = Internal Termination Enabled |

## APPLICATIONS InFORMATION

## Serial Programming Mode

To use the serial programming mode, PAR/ $\overline{S E R}$ should be tied to ground. The $\overline{C S}$, SCK, SDI and SDO pins become a serial interface that program the A/D mode control registers. Data is written to a register with a 16-bit serial word. Data can also be read back from a register to verify its contents.

Serial data transfer starts when $\overline{\mathrm{CS}}$ is taken low. The data on the SDI pin is latched at the first 16 rising edges of SCK. Any SCK rising edges after the first 16 are ignored. The data transfer ends when $\overline{\mathrm{CS}}$ is taken high again.
The first bit of the 16 -bit input word is the $R / \bar{W}$ bit. The next seven bits are the address of the register (A6:AO). The final eight bits are the register data (D7:D0).
If the $R / \bar{W}$ bit is low, the serial data ( $D 7: D 0$ ) will be written to the register set by the address bits (A6:A0). If the R/W bit is high, data in the register set by the address bits (A6:

AO) will be read back on the SDO pin (see the Timing Diagrams section). During a readback command the register is not updated and data on SDI is ignored.

The SDO pin is an open-drain output that pulls to ground with a 200 I impedance. If register data is read back through SDO, an external 2 k pull-up resistor is required. If serial data is only written and readback is not needed, then SDO can be left floating and no pull-up resistor is needed. Table 4 shows a map of the mode control registers.

## Software Reset

If serial programming is used, the mode control registers should be programmed as soon as possible after the power supplies turn on and are stable. The first serial command must be a software reset which will reset all register data bits to logic 0. To perform a software reset, bit D7 in the reset register is written with a logic 1 . After the reset SPI write command iscomplete, bitD7 is automatically setbacktozero.

Table 4. Serial Programming Mode Register Map (PAR/SER = GND)
REGISTER AO: RESET REGISTER (ADDRESS OOh)

| D7 | D6 | D4 | D3 | D2 | D1 | D0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESET | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ |

0 = Not Used
1 = Software Reset. All Mode Control Registers Are Reset to 00h. The ADC is momentarily placed in SLEEP mode. This Bit Is Automatically Set Back to Zero at the End of the SPI Write Command. The Reset Register is Write Only
Bits 6-0 Unused, Don't Care Bits.
REGISTER A1: FORMAT AND POWER-DOWN REGISTER (ADDRESS 01h)

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DCSOFF | RAND | TWOSCOMP | SLEEP | NAP_2 | X | X | NAP_1 |
| Bit 7 | $\begin{aligned} & \text { DCSOFF Clock Duty Cycle Stabilizer Bit } \\ & 0=\text { Clock Duty Cycle Stabilizer On } \\ & 1=\text { Clock Duty Cycle Stabilizer Off. This is Not Recommended. } \end{aligned}$ |  |  |  |  |  |  |
| Bit 6 | RAND Data Output Randomizer Mode Control Bit <br> 0 = Data Output Randomizer Mode Off <br> 1 = Data Output Randomizer Mode On |  |  |  |  |  |  |
| Bit 5 | TWOSCOMP Two's Complement Mode Control Bit $0=$ Offset Binary Data Format <br> 1 = Two's Complement Data Format |  |  |  |  |  |  |
| Bits 4, 3, 0 | SLEEP: NAP_2: NAP_1 <br> Sleep/Nap Mode Control Bits <br> $000=$ Normal Operation <br> 0X1 = Channel 1 in Nap Mode <br> 01X = Channel 2 in Nap Mode <br> 1XX = Sleep Mode. Both Channels are disabled <br> Note: Any Combination of Channels Can Be Placed in Nap Mode. |  |  |  |  |  |  |
| Bits 1, 2 | Unused, Don't Care Bit |  |  |  |  |  |  |

## APPLICATIONS INFORMATION

REGISTER A2: OUTPUT MODE REGISTER (ADDRESS 02h)

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILVDS2 | ILVDS1 | ILVDS0 | TERMON | OUTOFF | OUTMODE2 | OUTMODE1 | OUTMODE0 |

Bits 7-5 ILVDS2: ILVDSO LVDS Output Current Bits
$000=3.5 \mathrm{~mA}$ LVDS Output Driver Current
$001=4.0 \mathrm{~mA}$ LVDS Output Driver Current
$010=4.5 \mathrm{~mA}$ LVDS Output Driver Current
011 = Not Used
$100=3.0 \mathrm{~mA}$ LVDS Output Driver Current
$101=2.5 \mathrm{~mA}$ LVDS Output Driver Current
$110=2.1 \mathrm{~mA}$ LVDS Output Driver Current
$111=1.75 \mathrm{~mA}$ LVDS Output Driver Current
Bit $4 \quad$ TERMON LVDS Internal Termination Bit
0 = Internal Termination Off
1 = Internal Termination On. LVDS Output Driver Current is $2 x$ the Current Set by ILVDS2:ILVDSO. Internal termination should only be used with $1.75 \mathrm{~mA}, 2.1 \mathrm{~mA}$ or 2.5 mA LVDS output current modes.
Bit 3
OUTOFF Output Disable Bit
$0=$ Digital Outputs are enabled.
1 = Digital Outputs are disabled.
Bits 2-0 OUTMODE2:OUTMODEO Digital Output Mode Control Bits
$000=2$-Lanes, 16-Bit Serialization
$001=2$-Lanes, 14-Bit Serialization
$010=2$-Lanes, 12-Bit Serialization
011 = Not Used
$100=$ Not Used
$101=1$-Lane, 14-Bit Serialization
$110=1$-Lane, 12 -Bit Serialization
$111=1-$ Lane, 16 -Bit Serialization
REGISTER A3: TEST PATTERN MSB REGISTER (ADDRESS 03h)

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUTTEST | X | TP11 | TP10 | TP9 | TP8 | TP7 | TP6 |
| Bit 7 | $\begin{aligned} & \text { OUTTEST Digital Output Test Pattern Control Bit } \\ & 0=\text { Digital Output Test Pattern Off } \\ & 1=\text { Digital Output Test Pattern On } \end{aligned}$ |  |  |  |  |  |  |
| Bit 6 | Unused, Don't Care Bit. |  |  |  |  |  |  |
| Bits 5-0 | TP11:TP6 Test Pattern Data Bits (MSB) <br> TP11:TP6 Set the Test Pattern for Data Bit 11 (MSB) Through Data Bit 6. |  |  |  |  |  |  |

REGISTER A4: TEST PATTERN LSB REGISTER (ADDRESS 04h)

| D7 | D6 | D5 | D3 | D2 | D1 | D0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TP5 | TP4 | TP3 | TP2 | TP1 | TP0 | TPX | TPY |

Bits 7-2 $\quad$ TP5:TPO $\quad$ Test Pattern Data Bits (LSB)
TP5:TPO Set the Test Pattern for Data Bit 7 Through Data Bit 0 (LSB).
Bits 1-0 TPX:TPY Set the Test Pattern for Extra Bits $D_{X}$ and $D_{Y}$. These Bits are for Compatibility with the 14-Bit Version of the A/D.

## APPLICATIONS INFORMATION

## GROUNDING AND BYPASSING

The LTC2265-12/LTC2264-12/LTC2263-12 requires a printed circuit board with a clean unbroken ground plane. A multilayer board with an internal ground plane in the first layer beneath the ADC is recommended. Layout for the printed circuit board should ensure that digital and analog signal lines are separated as much as possible. In particular, care should be taken not to run any digital track alongside an analog signal track or underneath the ADC.
High quality ceramic bypass capacitors should be used at the $\mathrm{V}_{\mathrm{DD}}, 0 \mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{CM}}, \mathrm{V}_{\mathrm{REF}}$, REFH and REFL pins. Bypass capacitors must be located as close to the pins as possible. Of particular importance is the $0.1 \mu \mathrm{~F}$ capacitor between REFH and REFL. This capacitor should be on the same side of the circuit board as the A/D, and as close to the device as possible ( 1.5 mm or less). Size 0402 ceramic
capacitors are recommended. The larger $2.2 \mu \mathrm{~F}$ capacitor between REFH and REFL can be somewhat further away. The traces connecting the pins and bypass capacitors must be kept short and should be made as wide as possible.

The analog inputs, encode signals and digital outputs should not be routed next to each other. Ground fill and grounded vias should be used as barriers to isolate these signals from each other.

## HEAT TRANSFER

Most of the heat generated by the LTC2265-12/LTC2264-12/ LTC2263-12 is transferred from the die through the bot-tom-side Exposed Pad and package leads onto the printed circuit board. For good electrical and thermal performance, the Exposed Pad must be soldered to a large grounded pad on the PC board. This pad should be connected to the internal ground planes by an array of vias.

## TYPICAL APPLICATIONS

Silkscreen Top



Inner Layer 3



Bottom Side


Inner Layer 5 Power


Silkscreen Bottom
© 11

11
$\stackrel{10}{6}$
11
B

## TYPICAL APPLICATIONS

LTC2265 Schematic


UJ Package
40 -Lead ( $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ ) Plastic QFN
(Reference LTC DWG \# 05-08-1728)


RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED


## REVISION HISTORY

| REV | DATE | DESCRIPTION | PAGE NUMBER |
| :---: | :---: | :--- | :---: |
| A | $4 / 10$ | Revised Maximum Value for LTC2264-12 Sampling Frequency in Timing Characteristics | 6 |
|  |  | Updated Title of Curve G53 in Typical Performance Characteristics <br> Revised Descriptions and Comments in Related Parts Section | 13 |
| B | $7 / 11$ | Revised Software Reset paragraph and Table 4 in Applications Information section | 34 |

## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| ADCs |  |  |
| $\begin{aligned} & \text { LTC2170-14/LTC2171-14/ } \\ & \text { LTC2172-14 } \end{aligned}$ | 14-Bit, 25Msps/40Msps/65Msps 1.8V Quad ADCs, Ultralow Power | 162mW/202mW/311mW, 73.7dB SNR, 90dB SFDR, Serial LVDS Outputs, $7 \mathrm{~mm} \times 8 \mathrm{~mm}$ QFN-52 |
| LTC2170-12/LTC2171-12/ LTC2172-12 | 12-Bit, 25Msps/40Msps/65Msps 1.8V Quad ADCs, Ultralow Power | $160 \mathrm{~mW} / 198 \mathrm{~mW} / 306 \mathrm{~mW}$, 71dB SNR, 90dB SFDR, Serial LVDS Outputs, $7 \mathrm{~mm} \times 8 \mathrm{~mm}$ QFN-52 |
| $\begin{aligned} & \text { LTC2173-14/LTC2174-14/ } \\ & \text { LTC2175-14 } \end{aligned}$ | 14-Bit, 80Msps/105Msps/125Msps 1.8V Quad ADCs, Ultralow Power | $316 \mathrm{~mW} / 450 \mathrm{~mW} / 558 \mathrm{~mW}, 73.4 \mathrm{~dB}$ SNR, 88dB SFDR, Serial LVDS Outputs, $7 \mathrm{~mm} \times 8 \mathrm{~mm}$ QFN-52 |
| LTC2173-12/LTC2174-12/ <br> LTC2175-12 | 12-Bit, 80Msps/105Msps/125Msps 1.8V Quad ADCs, Ultralow Power | $369 \mathrm{~mW} / 439 \mathrm{~mW} / 545 \mathrm{~mW}$, 70.6 dB SNR, 88dB SFDR, Serial LVDS Outputs, $7 \mathrm{~mm} \times 8 \mathrm{~mm}$ QFN-52 |
| $\begin{aligned} & \text { LTC2256-14/LTC2257-14/ } \\ & \text { LTC2258-14 } \end{aligned}$ | 14-Bit, 25Msps/40Msps/65Msps 1.8V ADCs, Ultralow Power | $35 \mathrm{~mW} / 49 \mathrm{~mW} / 81 \mathrm{~mW}, 74 \mathrm{~dB}$ SNR, 88dB SFDR, DDR LVDS/DDR CMOS/CMOS Outputs, $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ QFN-40 |
| $\begin{aligned} & \text { LTC2259-14/LTC2260-14/ } \\ & \text { LTC2261-14 } \end{aligned}$ | 14-Bit, 80Msps/105Msps/125Msps 1.8V ADCs, Ultralow Power | 89mW/106mW/127mW, 73.4dB SNR, 85dB SFDR, DDR LVDS/DDR CMOS/CMOS Outputs, $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ QFN-40 |
| LTC2262-14 | 14-Bit, 150Msps 1.8V ADC, Ultralow Power | 149mW, 72.8 dB SNR, 88dB SFDR, DDR LVDS/DDR CMOS/CMOS Outputs, $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ QFN-40 |
| $\begin{aligned} & \text { LTC2263-14/LTC2264-14/ } \\ & \text { LTC2265-14 } \end{aligned}$ | 14-Bit, 25Msps/40Msps/65Msps 1.8V Dual ADCs, Ultralow Power | $94 \mathrm{~mW} / 113 \mathrm{~mW} / 171 \mathrm{~mW}, 73.7 \mathrm{~dB}$ SNR, 90dB SFDR, Serial LVDS Outputs, $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ QFN-40 |
| $\begin{aligned} & \text { LTC2266-14/LTC2267-14/ } \\ & \text { LTC2268-14 } \end{aligned}$ | 14-Bit, 80Msps/105Msps/125Msps 1.8V Dual ADCs, Ultralow Power | 203mW/243mW/299mW, 73.1dB SNR, 88dB SFDR, Serial LVDS Outputs, $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ QFN-40 |
| $\begin{aligned} & \text { LTC2266-12/LTC2267-12/ } \\ & \text { LTC2268-12 } \end{aligned}$ | 12-Bit, 80Msps/105Msps/125Msps 1.8V Dual ADCs, Ultralow Power | $200 \mathrm{~mW} / 238 \mathrm{~mW} / 292 \mathrm{~mW}, 70.6 \mathrm{~dB}$ SNR, 88dB SFDR, Serial LVDS Outputs, $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ QFN-40 |
| RF Mixers/Demodulators |  |  |
| LTC5517 | 40MHz to 900MHz Direct Conversion Quadrature Demodulator | High IIP3: 21dBm at 800MHz, Integrated LO Quadrature Generator |
| LTC5527 | 400MHz to 3.7GHz High Linearity Downconverting Mixer | 24.5 dBm IIP3 at $900 \mathrm{MHz}, 23.5 \mathrm{dBm}$ IIP3 at 1900 MHz , NF $=12.5 \mathrm{~dB}$, $50 \Omega$ Single-Ended RF and LO Ports, 5V Supply |
| LTC5557 | 400MHz to 3.8GHz High Linearity Downconverting Mixer | 24.7 dBm IIP3 at $1950 \mathrm{MHz}, 23.7 \mathrm{dBm}$ IIP3 at 2.6 GHz , NF $=13.2 \mathrm{~dB}, 3.3 \mathrm{~V}$ Supply Operation, Integrated Transformer |
| LTC5575 | 800MHz to 2.7GHz Direct Conversion Quadrature Demodulator | High IIP3: 28dBm at 900MHz, Integrated LO Quadrature Generator, Integrated RF and LO Transformer |
| Amplifiers/Filters |  |  |
| LTC6412 | 800MHz, 31dB Range, Analog-Controlled Variable Gain Amplifier | Continuously Adjustable Gain Control, 35 dBm OIP3 at 240 MHz , 10dB Noise Figure, $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ QFN-24 |
| LTC6420-20 | Dual Low Noise, Low Distortion Differential ADC Drivers for 300MHz IF | Fixed Gain 10V/V, 2.2nV/ $\sqrt{\mathrm{Hz}}$ Total Input Referred Noise, 46dBm OIP3 at 100MHz, 80mA Supply Current per Amplifier, $3 \mathrm{~mm} \times 4 \mathrm{~mm}$ QFN-20 |
| LTC6421-20 | Dual Low Noise, Low Distortion Differential ADC Drivers for 140 MHz IF | Fixed Gain 10V/V, 2.2nV/ $\sqrt{\mathrm{Hz}}$ Total Input Referred Noise, 42 dBm OIP3 at 100 MHz , 40mA Supply Current per Amplifier, 3mm × 4mm QFN-20 |
| $\begin{aligned} & \text { LTC6605-7/LTC6605-10/ } \\ & \text { LTC6605-14 } \end{aligned}$ | Dual Matched 7MHz/10MHz/14MHz Filters with ADC Drivers | Dual Matched 2nd Order Lowpass Filters with Differential Drivers, Pin-Programmable Gain, $6 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN- 22 |
| Signal Chain Receivers |  |  |
| LTM9002 | 14-Bit Dual Channel IF/Baseband Receiver Subsystem | Integrated High Speed ADC, Passive Filters and Fixed Gain Differential Amplifiers |

