

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



CY7C65211 CY7C65211A

USB-Serial Single-Channel (UART/I²C/SPI) Bridge with CapSense[®] and BCD

CapSense

Windows CE

□ Mac OS-X: 10.6, 10.7

GPIO

Charger detection

Driver support for VCOM and DLL

Windows 10: 32- and 64-bit versions

□ Windows 8.1: 32- and 64-bit versions

Windows 8: 32- and 64-bit versions

Windows 7: 32- and 64-bit versions

Windows Vista: 32- and 64-bit versions

Windows XP: 32- and 64-bit versions

□ Linux: Kernel version 2.6.35 onwards.

Android: Gingerbread and later versions

Clocking: Integrated 48-MHz clock oscillator

24-pin QFN (4.0 mm × 4.0 mm, 0.55 mm, 0.5 mm pitch)

Supports bus-/self-powered configurations

USB Suspend mode for low power

Operating voltage: 1.71 to 5.5 V

Commercial: 0 °C to 70 °C

□ Industrial: –40 °C to 85 °C

ESD protection: 2.2-kV HBM

RoHS-compliant package

Ordering part number

Applications

Gaming systems

Industrial

Networking

CY7C65211-24LTXI

CY7C65211A-24LTXI

Medical/healthcare devices

Point-of-Sale (POS) terminals

Test and measurement system

Set-top box PC-USB interface

Functional Description

Enabling USB connectivity in legacy peripherals

Operating temperature:

Features

- USB 2.0-certified, Full-Speed (12 Mbps)
 - Supports communication driver class (CDC), personal health care device class (PHDC), and vendor-device class
 - Battery charger detection (BCD) compliant with USB Battery Charging Specification, Rev. 1.2 (Peripheral Detect only)
 Integrated USB termination resistors
- Single-channel configurable UART interface
- □ Data rates up to 3 Mbps
- □ 190 bytes for each transmit and receive buffer
- □ Supports 2-pin,4-pin and 6-pin UART interface
- □ Data format:
 - 7 to 8 data bits
 - 1 to 2 stop bits
- No parity, even, odd, mark, or space parity
- □ Supports parity, overrun, and framing errors
- □ Supports flow control using CTS, RTS, DTR, DSR
- Supports UART break signal
- CY7C65211 supports single channel RS232/RS422 interfaces whereas CY7C65211A supports RS232/RS422/RS485 interfaces
- Single-channel configurable SPI interface
 - Data rate up to 3 MHz for SPI master and 1 MHz for SPI slave
 - Data width: 4 bits to 16 bits
 - □ 256 bytes for each transmit and receive buffer
 - □ Supports Motorola, TI, and National SPI modes
- Single-channel configurable I²C interface
 - □ Master/slave up to 400 kHz
 - □ 256 bytes each transmit and receive buffer
 - □ Supports multi-master I²C
- CapSense[®]
 - □ SmartSense[™] Auto-Tuning is supported through a Cypress-supplied configuration utility
 - Max CapSense buttons: 5
 - GPIOs linked to CapSense buttons
- General-purpose input/output (GPIO) pins: 10
- Supports unique serial number feature for each device, which fixes the COM port number permanently when USB-serial Bridge controller as CDC device plugs in
- 512-byte flash for storing configuration parameters
- Configuration utility (Windows) to configure the following:
 Vendor ID (VID), Product ID (PID), and Product and Manufacturer descriptors
 UART/I2C/SPI

USB-Compliant

The USB-Serial Single-Channel Bridge with CapSense and BCD (CY7C65211/CY7C65211A) is fully compliant with the USB 2.0 specification and Battery Charging Specification v1.2, USB-IF Test-ID (TID) 40001521.



Cypress Semiconductor Corporation Document Number: 001-82042 Rev. *L 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600

For a complete list of related resources, click here.



CY7C65211 and CY7C65211A Features Comparison

Table 1.	CY7C65211	and CY7C65211A	Features Comparison
10010 11			i cataloc companioon

Features	CY7C65211	CY7C65211A
USB Product ID	0x002	0x00FB
UART	Can be configured as Virtual COM port or USB vendor device	Can be configured as Virtual COM port or USB vendor device
l ² C	Can be configured as USB vendor device	Can be configured as Virtual COM port or USB vendor device
SPI	Can be configured as USB vendor device	Can be configured as Virtual COM port or USB vendor device
RS485 Support	No	Yes

More Information

Cypress provides a wealth of data at www.cypress.com to help you to select the right device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the document USB-Serial Bridge Controller Product Overview.

- Overview: USB Portfolio, USB Roadmap
- USB 2.0 Product Selectors: USB-Serial Bridge Controller, USB to UART Controller (Gen I)
- Knowledge Base Articles: Cypress offers a large number of USB knowledge base articles covering a broad range of topics, from basic to advanced level. Recommended knowledge base articles for getting started with USB-Serial Bridge Controller are:
 - □ KBA85909 Key Features of the Cypress[®] USB-Serial Bridge Controller
 - KBA85920 USB-UART and USB-Serial
 - □ KBA85921 Replacing FT232R with CY7C65213 USB-UART LP Bridge Controller
 - □ KBA85913 Voltage supply range for USB-Serial
 - □ KBA89355 USB Serial Cypress Default VID and PID
 - □ KBA92641 USB-Serial Bridge Controller Managing I/Os using API
 - KBA92442 Non-Standard Baud Rates in USB-Serial Bridge Controllers
 - □ KBA91366 Binding a USB-Serial Device to a Microsoft[®] CDC Driver
 - □ KBA92551 Testing a USB-Serial Bridge Controller Configured as USB-UART with Linux[®]
 - □ KBA91299 Interfacing an External I2C Device with the CYUSBS234/236 DVK

For complete list of knowledge base articles, click here.

- Code Examples: USB Full-Speed
- Development Kits:
 - CYUSBS232, Cypress USB-UART LP Reference Design Kit
 - CYUSBS234, Cypress USB-Serial (Single Channel) Development Kit
 - □ CYUSBS236, Cypress USB-Serial (Dual Channel) Development Kit

Models: IBIS

Cypress USB-Serial (Single Channel) Development Kit

The Cypress USB-Serial (Single Channel) Development Kit is a complete development resource. It provides a platform to develop and test custom projects. The development kit contains collateral materials for the firmware, hardware, and software aspects of a design.




Contents

USB Bus-Powered with Variable I/O Voltage	18
Application Examples	
USB to RS232 Bridge	
USB to RS485 Bridge	
Battery-Operated, Bus-Powered USB to MCU with	
Battery Charge Detection	21
CapSense	
USB to I ² C Bridge	24
USB to SPI Bridge	25
Ordering Information	
Ordering Code Definitions	29
Package Information	30
Acronyms	31
Document Conventions	31
Units of Measure	31
Errata	32
Document History Page	35
Sales, Solutions, and Legal Information	37
Worldwide Sales and Design Support	37
Products	37
PSoC® Solutions	37
Cypress Developer Community	
Technical Support	37



Block Diagram



Functional Overview

The CY7C65211/CY7C65211A is a Full-Speed USB controller that enables seamless PC connectivity for peripherals with serial interfaces, such as UART, SPI, and I^2 C. CY7C65211/CY7C65211A also integrates CapSense and BCD compliant with the USB Battery Charging Specification, Rev. 1.2. It integrates a voltage regulator, an oscillator, and flash memory for storing configuration parameters, offering a cost-effective solution. CY7C65211 supports bus-powered and self-powered modes and enables efficient system power management with suspend and remote wake-up signals. It is available in a 24-pin QFN package.

USB and Charger Detect

USB

CY7C65211/CY7C65211A has a built-in USB 2.0 Full-Speed transceiver. The transceiver incorporates the internal USB series termination resistors on the USB data lines and a 1.5-k Ω pull-up resistor on USBDP.

Charger Detection

CY7C65211/CY7C65211A supports BCD for Peripheral Detect only and complies with the USB Battery Charging Specification, Rev. 1.2. It supports the following charging ports:

- Standard Downstream Port (SDP): Allows the system to draw up to 500 mA current from the host
- Charging Downstream Port (CDP): Allows the system to draw up to 1.5 A current from the host
- Dedicated Charging Port (DCP): Allows the system to draw up to 1.5 A of current from the wall charger

Serial Communication

CY7C65211/CY7C65211A has a serial communication block (SCB). Each SCB can implement UART, SPI, or I^2C interface. A 256-byte buffer is available in both the TX and RX lines.

UART Interface

The UART interface provides asynchronous serial communication with other UART devices operating at speeds of up to 3 Mbps. It supports 7 to 8 data bits, 1 to 2 stop bits, odd,

even, mark, space, and no parity. The UART interface supports full-duplex communication with a signaling format that is compatible with the standard UART protocol. In CY7C65211, UART pins may be interfaced to industry standard RS232/RS422 transceivers whereas in CY7C65211A these UART pins may be interfaced to RS232/RS422/RS485.

Common UART functions, such as parity error and frame error, are supported. CY7C65211/CY7C65211A supports baud rates ranging from 300 baud to 3 Mbaud. The UART baud rates can be set using the configuration utility.

Notes:

Parity error gets detected when UART transmitter device is configured for odd parity and UART receiver device is configured for even parity.

Frame error gets detected when UART transmitter device is configured for 7 bits data width and 1 stop bit, whereas UART receiver device is configured for 8 bit data width and 2 stop bits.

UART Flow Control

The CY7C65211 device supports UART hardware flow control using control signal pairs, such as RTS# (Request to Send) / CTS# (Clear to Send) and DTR# (Data Terminal Ready) / DSR# (Data Set Ready). Data flow control is enabled by default. Flow control can be disabled using the configuration utility.

The following section describes the flow control signals:

■ CTS# (Input) / RTS# (Output)

CTS# can pause or resume data transmission over the UART interface. Data transmission can be paused by de-asserting the CTS signal and resumed with CTS# assertion. The pause and resume operation does not affect data integrity. With flow control enabled, receive buffer has a watermark level of 93%. After the data in the receive buffer reaches that level, the RTS# signal is de-asserted, instructing the transmitting device to stop data transmission. The start of data consumption by application reduces the device data backlog; when it reaches the 75% watermark level, the RTS# signal is asserted to resume data reception.



■ DSR# (Input) /DTR# (Output)

The DSR#/DTR# signals are used to establish a communication link with the UART. These signals complement each other in their functionality, similar to CTS# and RTS#.

SPI Interface

The SPI interface supports an SPI Master and SPI Slave. This interface supports the Motorola, TI, and National Microwire protocols. The maximum frequency of operation is 3 MHz in SPI master mode and 1 MHz in SPI slave mode. It can support transaction sizes ranging from 4 bits to 16 bits in length, SPI slave supports 4 bits to 8 bits and 12 bits to 16 bits data width at 1 MHz operation. Whereas, it supports 9 bits,10 bits and 11 bits data width operation at 500 kHz operation. (refer to USB to SPI Bridge on page 25 for more details).

I²C Interface

The I²C interface implements full multi-master/slave modes and supports up to 400 kHz. The configuration utility tool is used to set the I²C address in the slave mode. The tool enables only even slave addresses. For further details on the protocol, refer to the NXP I²C specification, Rev. 5.

Notes

- I²C ports are not tolerant of higher voltages. Therefore, they cannot be hot-swapped or powered up independently when chip is not powered.
- The minimum fall time of the SCL is met (as per NXP I2C specification Rev. 5) when V_{DDD} is between 1.71 V and 3.0 V. When V_{DDD} is within the range of 3.0 V to 3.6 V, it is recommended to add a 50 pF capacitor on the SCL signal.

CapSense

CapSense functionality is supported on all the GPIO pins. Any GPIO pin can be configured as a sense pin (CS0–CS7) using the configuration utility. When implementing CapSense functionality, the GPIO_0 pin (configured as a modulator capacitor - Cmod) should be connected to ground through a 2.2-nF capacitor (see Figure 13 on page 23).

CY7C65211 supports SmartSense Auto-Tuning of the CapSense parameters and does not require manual tuning. SmartSense Auto-tuning compensates for printed circuit board (PCB) variations and device process variations.

Optionally, any GPIO pin can be configured as a Cshield and connected to the shield of the CapSense button, as shown in Figure 13 on page 23. Shield prevents false triggering of buttons due to water droplets and guarantees CapSense operation (sensors respond to finger touch).

GPIOs can be linked to the CapSense buttons to indicate the presence of a finger. CapSense functionality can be configured using the configuration utility.

CY7C65211 supports up to five CapSense buttons. For more information on CapSense, refer to Getting Started with CapSense.

GPIO Interface

CY7C65211/CY7C65211A has 10 GPIOs. The maximum available GPIOs for configuration is 10 if one two-pin (I2C/2-pin UART) serial interface is implemented. The configuration utility allows configuration of the GPIO pins. The configurable options are as follows:

- TRISTATE: GPIO tristated
- DRIVE 1: Output static 1
- DRIVE 0: Output static 0
- POWER#: Power control for bus power designs
- TXLED#: Drives LED during USB transmit
- RXLED#: Drives LED during USB receive
- TX or RX LED#: Drives LED during USB transmit or receive GPIO can be configured to drive LED at 8-mA drive strength.
- BCD0/BCD1: Two-pin output to indicate the type of USB charger
- BUSDETECT: Connects the VBUS pin for USB host detection
- CS0–CS4: CapSense button input (Sense pin)
- CSout0–CSout2: Indicates which CapSense button is pressed
- Cmod: External modulator capacitor; connects a 2.2-nF capacitor (±10%) to ground (GPIO_0 only)
- Cshield: Shield for waterproofing

Memory

CY7C65211/CY7C65211A has a 512-byte flash. Flash is used to store USB parameters, such as VID/PID, serial number, product and manufacturer descriptors, which can be programmed by the configuration utility.

System Resources

Power System

CY7C65211/CY7C65211A supports the USB Suspend mode to control power usage. CY7C65211 operates in bus-powered or self-powered modes over a range of 3.15 to 5.5 V.

Clock System

CY7C65211/CY7C65211A has a fully integrated clock with no external components required. The clock system is responsible for providing clocks to all subsystems.

Internal 48-MHz Oscillator

The internal 48-MHz oscillator is the primary source of internal clocking in CY7C65211.

Internal 32-kHz Oscillator

The internal 32-kHz oscillator is primarily used to generate clocks for peripheral operation in the USB Suspend mode.

Reset

The reset block ensures reliable power-on reset and brings the device back to the default known state. The nXRES (active low) pin can be used by the external devices to reset the CY7C65211/CY7C65211A.



Suspend and Resume

The CY7C65211/CY7C65211A device asserts the SUSPEND pin when the USB bus enters the suspend state. This helps in meeting the stringent suspend current requirement of the USB 2.0 specification, while using the device in bus-powered mode. The device resumes from the suspend state under either of the two following conditions:

- 1. Any activity is detected on the USB bus
- 2. The WAKEUP pin is asserted to generate remote wakeup to the host

WAKEUP

The WAKEUP pin is used to generate the remote wakeup signal on the USB bus. The remote wakeup signal is sent only if the host enables this feature through the SET_FEATURE request. The device communicates support for the remote wakeup to the host through the configuration descriptor during the USB enumeration process. The CY7C65211/CY7C65211A device allows enabling/disabling and polarity of the remote wakeup feature through the configuration utility.

Software

Cypress delivers a complete set of software drivers and a configuration utility to enable configuration of the product during system development.

Drivers for Linux Operating Systems

Cypress provides a User Mode USB driver library (*libcyusb-serial.so*) that abstracts vendor commands for the UART interface and provides a simplified API interface for user applications. This library uses the standard open-source libUSB library to enable USB communication. The Cypress serial library supports the USB plug-and-play feature using the Linux 'udev' mechanism.

CY7C65211/CY7C65211A supports the standard USB CDC UART class driver, which is bundled with the Linux kernel.

Android Support

The CY7C65211/CY7C65211A solution includes an Android Java class–CyUsbSerial.java–which exposes a set of interface functions to communicate with the device.

Drivers for Mac OSx

Cypress delivers a dynamically linked shared library (*CyUSB-Serial.dylib*) based on libUSB, which enables communication to the CY7C65211 device.

In addition, the CY7C65211 device also supports the native Mac OSx CDC UART driver, and CY7C65211A supports native Mac OSx CDC UART/SPI/I2C driver.

Drivers for Windows Operating Systems

For Windows operating systems (XP, Vista, Win7, Win 8, and Win 8.1), Cypress delivers a user-mode dynamically linked library–CyUSBSerial DLL–that abstracts a vendor-specific interface of the CY7C65211/CY7C65211A devices and provides convenient APIs to the user. It provides interface APIs for vendor-specific UART/SPI/I2C and class-specific APIs for PHDC.

USB-Serial Bridge Controller works with the Windows-standard USB CDC class driver, when either CY7C65211 is configured as CDC USB to UART device or when CY7C65211A is configured as CDC USB to UART/SPI/I2C device. A virtual COM port driver–CyUSBSerial.sys–is also delivered, which implements the USB CDC class driver. The Cypress Windows drivers are Windows hardware certification kit-compliant.

These drivers are bound to device through WU (Windows Update) services.

Cypress drivers also support Windows plug-and-play and power management and USB Remote Wake-up.

Windows-CE support

The CY7C65211/CY7C65211A solution includes a CDC UART driver library for Windows-CE platforms.

Device Configuration Utility (Windows only)

A Windows-based configuration utility is available to configure device initialization parameters. This graphical user application provides an interactive interface to define the boot parameters stored in the device flash.

This utility allows the user to save a user-selected configuration to text or xml formats. It also allows users to load a selected configuration from text or xml formats. The configuration utility allows the following operations:

- View current device configuration
- Select and configure UART/I2C/SPI, CapSense, battery charging, and GPIOs
- Configure USB VID, PID, and string descriptors
- Save or Load configuration

You can download the free configuration utility and drivers at www.cypress.com.



Internal Flash Configuration

The internal flash memory can be used to store the configuration parameters shown in the following table. A free configuration utility is provided to configure the parameters listed in the table to meet application-specific requirements over the USB interface. The configuration utility can be downloaded at www.cypress.com/go/usbserial.

Parameter	Default Value	Description				
		USB Configuration				
USB Vendor ID (VID)	0x04B4	Default Cypress VID. Can be configured to customer VID				
USB Product ID (PID)	0x0002 for CY7C65211 and 0x00FB for CY7C65211A	Default Cypress PID. Can be configured to customer PID				
Manufacturer string	Cypress	Can be configured with any string up-to 64 characters				
Product string	USB-Serial (Single Channel)	Can be configured with any string up-to 64 characters				
Serial string		Can be configured with any string up-to 64 characters				
Power mode	Bus powered	Can be configured to bus-powered or self-powered mode				
Max current draw	100 mA	Can be configured to any value from 0 to 500 mA. The configuration descriptor will be updated based on this,.				
Remote wakeup	Enabled	Can be disabled. Remote wakeup is initiated by asserting the WAKEUP pin				
USB interface protocol	CDC	Can be configured to function in CDC, PHDC, or Cypress vendor class				
BCD	Disabled	Charger detect is disabled by default. When BCD is enabled, three of the GPIOs must be configured for BCD				
		GPIO Configuration				
GPIO_0	TXLED#					
GPIO_1	RXLED#					
GPIO_2	DSR#					
GPIO_3	RTS#					
GPIO_4	CTS#					
GPIO_5	TxD	GPIO can be configured as shown in Table 15 on page 15.				
GPIO_6	RxD	GFTO can be configured as shown in Table 15 on page 15.				
GPIO_7	DTR#					
GPIO_8	TRISTATE					
GPIO_9	TRISTATE					
GPIO_10	TRISTATE					
GPIO_11	POWER#					



Electrical Specifications

Absolute Maximum Ratings

Exceeding maximum ratings ^[1] may shorten the useful life of the device.	■ 2.2-KV HBM per JESD22-A114 Latch-up current
Storage temperature	-
Ambient temperature with	Current per GPIO 25 mA
power supplied (Industrial) –40 °C to +85 °C	Operating Conditions
Supply voltage to ground potential V _{DDD}	T _A (ambient temperature under bias) Industrial −40 °C to +85 °C
V _{BUS} 6.0 V	V _{BUS} supply voltage
V _{CCD} 1.95 V	V _{DDD} supply voltage 1.71 V to 5.50 V
V _{GPIO} V _{DDD} + 0.5 V	V_{CCD} supply voltage $\ldots \ldots 1.71$ V to 1.89 V

Static discharge voltage ESD protection levels:

Device-Level Specifications

All specifications are valid for –40 °C \leq T_A \leq 85 °C, T_J \leq 100 °C, and 1.71 V to 5.50 V, except where noted.

Table 3. DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
V _{BUS}	V _{BUS} supply voltage	3.15	3.30	3.45	V	Set and configure the correct voltage
		4.35	5.00	5.25	V	range using a configuration utility for V _{BUS} . Default 5 V.
V _{DDD}	V _{DDD} supply voltage	1.71	1.80	1.89	V	Used to set I/O and core voltage. Set
		2.0	3.3	5.5	V	and configure the correct voltage range using a configuration utility for V _{DDD} . Default 3.3 V.
V _{CCD}	Output voltage (for core logic)	-	1.80	-	V	Do not use this supply to drive the external device.
						+ 1.71 V \leq V_{DDD} \leq 1.89 V: Short the V_{CCD} pin with the V_{DDD} pin
						 V_{DDD} > 2 V – connect a 1-μF capacitor (Cefc) between the V_{CCD} pin and ground
Cefc	External regulator voltage bypass	1.00	1.30	1.60	μF	X5R ceramic or better
I _{DD1}	Operating supply current	_	20	_	mA	USB 2.0 FS, UART at 1-Mbps single channel, no GPIO switching.
I _{DD2}	USB Suspend supply current	-	5	-	μΑ	Does not include current through a pull-up resistor on USBDP. In USB suspend mode, the D+ voltage can go up to a maximum of 3.8 V.

Table 4. AC Specifications

Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
Zout	USB driver output impedance	28	-	44	Ω	
Twakeup	Wakeup from USB Suspend mode	_	25	-	μs	

Note

1. Usage above the Absolute Maximum conditions may cause permanent damage to the device. Exposure to Absolute Maximum conditions for extended periods of time may affect device reliability. When used below Absolute Maximum conditions but above normal operating conditions, the device may not operate to specification.



GPIO

Table 5. GPIO DC Specification

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
V _{IH} ^[2]	Input voltage high threshold	0.7 × V _{DDD}	-	-	V	CMOS Input
V _{IL}	Input voltage low threshold	_	-	$0.3 \times V_{DDD}$	V	CMOS Input
V _{IH} [2]	LVTTL input, V _{DDD} < 2.7 V	0.7 × V _{DDD}	-	-	V	
V _{IL}	LVTTL input, V _{DDD} < 2.7V	_	-	$0.3 \times V_{DDD}$	V	
V _{IH} [2]	LVTTL input, $V_{DDD} \ge 2.7V$	2	-	-	V	
V _{IL}	LVTTL input, $V_{DDD} \ge 2.7V$	_	-	0.8	V	
V _{OH}	CMOS output voltage high level	V _{DDD} – 0.4	-	-	V	I _{OH} = 4 mA, V _{DDD} = 5 V +/- 10%
V _{OH}	CMOS output voltage high level	V _{DDD} – 0.6	-	-	V	I _{OH} = 4 mA, V _{DDD} = 3.3 V +/- 10%
V _{OH}	CMOS output voltage high level	V _{DDD} – 0.5	-	-	V	I _{OH} = 1 mA, V _{DDD} = 1.8 V +/- 5%
V _{OL}	CMOS output voltage low level	-	-	0.4	V	I _{OL} = 8 mA, V _{DDD} = 5 V +/- 10%
V _{OL}	CMOS output voltage low level	-	-	0.6	V	I _{OL} = 8 mA, V _{DDD} = 3.3 V +/- 10%
V _{OL}	CMOS output voltage low level	-	-	0.6	V	I _{OL} = 4 mA, V _{DDD} = 1.8 V +/- 5%
Rpullup	Pull-up resistor	3.5	5.6	8.5	kΩ	
Rpulldown	Pull-down resistor	3.5	5.6	8.5	kΩ	
I _{IL}	Input leakage current (absolute value)	-	-	2	nA	25 °C, V _{DDD} = 3.0 V
C _{IN}	Input capacitance	_	_	7	pF	
Vhysttl	Input hysteresis LVTTL; V _{DDD} > 2.7 V	25	40	С	mV	
Vhyscmos	Input hysteresis CMOS	0.05 × V _{DDD}	-	-	mV	

Table 6. GPIO AC Specification

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
T _{RiseFast1}	Rise Time in Fast mode	2	-	12	ns	V _{DDD} = 3.3 V/ 5.5 V, Cload = 25 pF
T _{FallFast1}	Fall Time in Fast mode	2	-	12	ns	V _{DDD} = 3.3 V/ 5.5 V, Cload = 25 pF
T _{RiseSlow1}	Rise Time in Slow mode	10	-	60	ns	V _{DDD} = 3.3 V/ 5.5 V, Cload = 25 pF
T _{FallSlow1}	Fall Time in Slow mode	10	-	60	ns	V _{DDD} = 3.3 V/ 5.5 V, Cload = 25 pF
T _{RiseFast2}	Rise Time in Fast mode	2	—	20	ns	V _{DDD} = 1.8 V, Cload = 25 pF
T _{FallFast2}	Fall Time in Fast mode	20	—	100	ns	V_{DDD} = 1.8 V, Cload = 25 pF
T _{RiseSlow2}	Rise Time in Slow mode	2	_	20	ns	V _{DDD} = 1.8 V, Cload = 25 pF
T _{FallSlow2}	Fall Time in Slow mode	20	_	100	ns	V_{DDD} = 1.8 V, Cload = 25 pF

Note 2. V_{IH} must not exceed V_{DDD} + 0.2 V.



nXRES

Table 7. nXRES DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
V _{IH}	Input voltage high threshold	0.7 × V _{DDD}	_	-	V	
V _{IL}	Input voltage low threshold	_	-	$0.3 \times V_{DDD}$	V	
Rpullup	Pull-up resistor	3.5	5.6	8.5	kΩ	
C _{IN}	Input capacitance	_	5	-	pF	
Vhysxres	Input voltage hysteresis	_	100	_	mV	

Table 8. nXRES AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
Tresetwidth	Reset pulse width	1	—	-	μs	

Table 9. UART AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
F _{UART}	UART bit rate	0.3	1	3000	kbps	



SPI Specifications





Figure 1. SPI Master Timing


SPI Master Timing for CPHA = 0 (Refer to Table 15)




SPI Master Timing for CPHA = 1 (Refer to Table 15)







SPI Slave Timing for CPHA = 0 (Refer to Table 15)



SPI Slave Timing for CPHA = 1 (Refer to Table 15)



Table 10. SPI AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
F _{SPI}	SPI operating frequency (Master/Slave)	_	-	3	MHz	
WL _{SPI}	SPI word length	4	-	16	bits	
SPI Master Mod	le					
T _{DMO}	MOSI valid after SClock driving edge	_	-	15	ns	
T _{DSI}	MISO valid before SClock capturing edge	20	-	-	ns	
T _{HMO}	Previous MOSI data hold time with respect to capturing edge at slave	0	-	_	ns	
SPI Slave Mode	· · · · · · · · · · · · · · · · · · ·					
T _{DMI}	MOSI valid before Sclock Capturing edge		-	-	ns	
T _{DSO}	MISO valid after Sclock driving edge		-	104.4	ns	
T _{HSO}	Previous MISO data hold time	ata hold time 0 – – ns		ns		
T _{SSELSCK}	SSEL valid to first SCK Valid edge	100	_	_	ns	

I²C Specifications

Table 11. I²C AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
F _{I2C}	I ² C frequency	1	1	400	kHz	

CapSense Specifications

Table 12. CapSense AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
V _{CSD}	Voltage range of operation	1.71	-	5.50	V	
SNR	Ratio of counts of finger to noise	5	-	-		Sensor capacitance range of 9 to 35 pF; finger capacitance <u>></u> 0.1 pF sensitivity

Flash Memory Specifications

Table 13. Flash Memory Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
Fend	Flash endurance	100K	-	-	cycles	
Fret	Flash retention. $T_A \le 85$ °C, 10 K program/erase cycles	10	-	-	years	



Pin Description

Pin ^[3]	Туре	Na	me	Defualt	Description	
1	SCB/GPIO	SCB_0	GPIO_6	RxD	SCB/GPIO. See Table 14 and Table 15 on page 15.	
2	SCB/GPIO	SCB_5	GPIO_7	DTR#	SCB/GPIO. See Table 14 and Table 15 on page 15.	VDDD SCB_4(GPPO_5 SCB_3(GPPO_4 SCB_2(GPPO_3 SCB_1(GPPO_3 SCB_1(GPPO_3 GPPO_1
3	Power	VS	SD	_	Digital Ground	VDDD SCB_4/C SCB_3/C GPIO_1
4	GPIO	GPI	O_8	TRISTATE	GPIO. See Table 15	
5	GPIO	GPI	O_9	TRISTATE	GPIO. See Table 15	SCB_0/GPIO_6 1 18 GPIO_0
6	GPIO		D_10	TRISTATE	GPIO. See Table 15	SCB_5/GPI0_7 2 CY7C65211/ 17 VSSA
7	GPIO	GPI	O_11	POWER#	GPIO. See Table 15	VSSD 3 CY7C65211A 16 VSSD GPIO 8 4 -24QFN 15 VBUS
8	Output		PEND	_	Indicates device in suspend mode. Can be configured as active low/high using the configuration utility	GPIO_9 5 GPIO_10 6
9	Input	WAK	EUP	_	Wakeup device from suspend mode. Can be configured as active low/high using the configuration utility	And
10	USBIO	USI	3DP	-	USB Data Signal Plus, integrates termination resistor and a 1.5-kΩ pull-up resistor	a) -
11	USBIO		3DM	_	USB Data Signal Minus, integrates termination resistor	
12	Power	VC	CD	_	This pin should be decoupled to ground using a 1-μF capacitor or by connecting a 1.8-V supply	
13	Power	VS	SD	-	Digital Ground	
14	nXRES	nXF	RES	_	Chip reset, active low. Can be left unconnected or have a pull-up resistor connected if not used	
15	Power	VB	US	-	VBUS Supply, 3.15 V to 5.25 V	
16	Power		SD	-	Digital Ground	
17	Power		SA	_	Analog Ground	
18	GPIO		O_0	TXLED#	GPIO. See Table 15	
19	GPIO		0_1	RXLED#	GPIO. See Table 15	
20	SCB/GPIO	SCB_1	GPIO_2	DSR#	SCB/GPIO. See Table 14 and Table 15 on page 15.	
21	SCB/GPIO	SCB_2	GPIO_3	RTS#	SCB/GPIO. See Table 14 and Table 15 on page 15.	
22	SCB/GPIO	SCB_3	GPIO_4	CTS#	SCB/GPIO. See Table 14 and Table 15 on page 15.	
23	SCB/GPIO	SCB_4	GPIO_5	TxD	SCB/GPIO. See Table 14 and Table 15 on page 15.	
24	Power	VD	DD	_	Supply to the device core and Interface, 1.71 to 5.5 V	

Note
3. Any pin acting as an Input pin should not be left unconnected.



Pin	Serial Port	Mode 0*	Mode 1	Mode 2	Mode 3	Mode 4	Mode 5	Mode 6
		6-pin UART	4-pin UART	2-pin UART	SPI Master	SPI Slave	I2C Master	I2C Slave
1	SCB_0	RxD	RxD	RxD	GPIO_6	GPIO_6	GPIO_6	GPIO_6
20	SCB_1	DSR#	GPIO_2	GPIO_2	SSEL_OUT	SSEL_IN	GPIO_2	GPIO_2
21	SCB_2	RTS#	RTS#	GPIO_3	MISO_IN	MISO_OUT	SCL_OUT	SCL_IN
22	SCB_3	CTS#	CTS#	GPIO_4	MOSI_OUT	MOSI_IN	SDA	SDA
23	SCB_4	TxD	TxD	TxD	SCLK_OUT	SCLK_IN	GPIO_5	GPIO_5
2	SCB 5	DTR#	GPIO 7	GPIO 7	GPIO 7	GPIO 7	GPIO 7	GPIO 7

Table 14. Serial Communication Block Configuration

*Note: The device is configured in Mode 0 as the default. Other modes can be configured using the configuration utility provided by Cypress.



Table 15. GPIO Configuration

GPIO Configuration Option	Description
TRISTATE	I/O tristated
DRIVE 1	Output static 1
DRIVE 0	Output static 0
POWER#	This output is used to control power to an external logic through a switch to cut power off during an unconfigured USB device and USB suspend. 0 - USB device in Configured state 1 - USB device in Unconfigured state or during USB suspend mode
TXLED#	Drives LED during USB transmit
RXLED#	Drives LED during USB receive
TX or RX LED#	Drives LED during USB transmit or receive
BCD0 BCD1	Configurable battery charger detect pins to indicate the type of USB charger (SDP, CDP, or DCP) Configuration example: 00 - Draw up to 100 mA (unconfigured state) 01 - SDP (up to 500 mA) 10 - CDP/DCP (up to 1.5 A) 11 - Suspend (up to 2.5 mA) This truth table can be configured using a configuration utility
BUSDETECT	VBUS detection. Connect the VBUS to this pin through a resistor network for VBUS detection when using the BCD feature (refer to page 19).
CS0, CS1, CS2, CS3, CS4	CapSense button input (max up to 5)
CSout0, CSout1, CSout2	Indicates which CapSense button is pressed
CMOD (Available on GPIO_0 only)	External modulator capacitor, connect a 2.2-nF capacitor (±10%) to ground
Cshield (optional)	Shield for waterproofing
Note: These signal options can be cor	figured on any of the available GPIO pins using the configuration utility provided by Cypress.



USB Power Configurations

The following section describes possible USB power configurations for the CY7C65211/CY7C65211A. Refer to the Pin Description on page 14 for signal details.

USB Bus-Powered Configuration

Figure 3 shows an example of the CY7C65211/CY7C65211A in a bus-powered design. The VBUS is connected directly to the CY7C65211 because it has an internal regulator.

The USB bus-powered system must comply with the following requirements:

- 1. The system should not draw more than 100 mA prior to USB enumeration (Unconfigured state).
- 2. The system should not draw more than 2.5 mA during the USB Suspend mode.
- 3. A high-power bus-powered system (can draw more than 100 mA when operational) must use POWER# (configured over GPIO) to keep the current consumption below 100 mA prior to USB enumeration, and 2.5 mA during USB Suspend state.
- 4. The system should not draw more than 500 mA from the USB host.

The configuration descriptor in the CY7C65211/CY7C65211A flash should be updated to indicate bus power and the maximum current required by the system using the configuration utility.




Figure 3. Bus-Powered Configuration



Self-Powered Configuration


Figure 4 shows an example of CY7C65211/CY7C65211A in a self-powered design. A self-powered system does not use the VBUS from the host to power the system, but it has its own power supply. A self-powered system has no restriction on current consumption because it does not draw any current from the VBUS.

When the VBUS is present, CY7C65211/CY7C65211A enables an internal, 1.5-k Ω pull-up resistor on USBDP. When the VBUS is absent (USB host is powered down), CY7C65211/CY7C65211A removes the 1.5-k Ω pull-up resistor on USBDP. This ensures that no current flows from the USBDP to the USB host through a 1.5-k Ω pull-up resistor, to comply with the USB 2.0 specification.

When reset is asserted to CY7C65211/CY7C65211A, all the I/O pins are tristated.

The configuration descriptor in the CY7C65211/CY7C65211A flash should be updated to indicate self-power using the configuration utility.

Figure 4. Self-Powered Configuration







USB Bus-Powered with Variable I/O Voltage

Figure 5 shows CY7C65211/CY7C65211A in a bus-powered system with variable I/O voltage. A low dropout (LDO) regulator is used to supply 1.8 V or 3.3 V, using a jumper switch the input of which is 5 V from the VBUS. Another jumper switch is used to select 1.8/3.3 V or 5 V from the VBUS for the VDDD pin of CY7C65211. This allows I/O voltage and supply to external logic to be selected among 1.8 V, 3.3 V, or 5 V.

The USB bus-powered system must comply with the following conditions:

- The system should not draw more than 100 mA prior to USB enumeration (unconfigured state)
- The system should not draw more than 2.5 mA during USB Suspend mode
- A high-power bus-powered system (can draw more than 100 mA when operational) must use POWER# (configured over GPIO) to keep the current consumption below 100 mA prior to USB enumeration and 2.5 mA during the USB Suspend state





Note 4. 1.71 V ≤ VDDD ≤ 1.89 V - Short VCCD pin with VDDD pin; VDDD > 2 V - connect a 1-μF decoupling capacitor to the VCCD pin.



Application Examples

The following section provides CY7C65211/CY7C65211A application examples.

USB to RS232 Bridge

CY7C65211/CY7C65211A can connect any embedded system, with a serial port, to a host PC through USB. CY7C65211/CY7C65211A enumerates as a COM port on the host PC.

The RS232 protocol follows bipolar signaling – that is, the output signal toggles between negative and positive polarity. The valid RS232 signal is either in the -3-V to -15-V range or in the +3-V to +15-V range, and the range between -3 V to +3 V is invalid. In the RS232, Logic 1 is called "Mark" and it corresponds to a negative voltage range. Logic 0 is called "Space" and it

corresponds to a positive voltage range. The RS232 level converter facilitates this polarity inversion and the voltage-level translation between the CY7C65211/CY7C65211A's UART interface and RS232 signaling.

In this application, as shown in Figure 6, SUSPEND is connected to the SHDN# pin of the RS232-level converter to indicate USB suspend or USB not enumerated.

GPIO8 and GPIO9 are configured as RXLED# and TXLED# to drive two LEDs, indicating data transmit and receive.





Figure 6. USB to RS232 Bridge




USB to RS485 Bridge

CY7C65211A can be configured as USB to UART interface. This UART interface operates at TTL level and it can be converted to RS485 interface using a GPIO and any half duplex RS485 transceiver IC (to convert TTL level to RS485 level) as shown in Figure 7. This GPIO (TXDEN) enables or disables the transmission of data through RS485 transceiver IC based on availability of character in UART buffer of CY7C65211A. This GPIO can be configured using Cypress USB-Serial Configuration utility. Figure 8 shows timing diagram of this GPIO. RS485 is a multi-drop network – i.e. many devices can communicate with each other over a single two wire cable connection. The RS485 cable requires to be terminated at each end of the cable.

Figure 7. USB to RS485 Bridge







Battery-Operated, Bus-Powered USB to MCU with Battery Charge Detection

Figure 9 illustrates CY7C65211/CY7C65211A as a USB-to-microcontroller interface. The TXD and RXD lines are used for data transfer, and the RTS# and CTS# lines are used for handshaking. The SUSPEND pin indicates to the MCU if the device is in USB Suspend, and the WAKEUP pin is used to wake up CY7C65211/CY7C65211A, which in turn issues a remote wakeup to the USB host.

This application illustrates a battery-operated system, which is bus-powered. CY7C65211/CY7C65211A implements the battery charger detection functionality based on the USB Battery Charging Specification, Rev. 1.2.

Battery-operated bus power systems must comply with the following conditions:


- The system can be powered from the battery (if not discharged) and can be operational if the VBUS is not connected or powered down.
- The system should not draw more than 100 mA from the VBUS prior to USB enumeration and USB Suspend.

■ The system should not draw more than 500 mA for SDP and 1.5 A for CDP/DCP

To comply with the first requirement, the VBUS from the USB host is connected to the battery charger as well as to CY7C65211, as shown in Figure 9. When the VBUS is connected, CY7C65211 initiates battery charger detection and indicates the type of USB charger over BCD0 and BCD1. If the USB charger is SDP or CDP, CY7C65211 enables a 1.5-K\Omega pull-up resistor on the USBDP for Full-Speed enumeration. When the VBUS is disconnected, CY7C65211 indicates an absence of the USB charger over BCD0 and BCD1, and removes the 1.5-K\Omega pull-up resistor on USBDP. Removing this resistor ensures that no current flows from the supply to the USB host through the USBDP, to comply with the USB 2.0 specification.

To comply with the second and third requirements, two signals (BCD0 and BCD1) are configured over GPIO to communicate the type of USB host charger and the amount of current it can draw from the battery charger. BCD0 and BCD1 signals can be configured using the configuration utility.

Figure 9. USB to MCU Interface with Battery Charge Detection $^{[5]}$



Note 5. Add a 100-k Ω pull-down resistor on the V_{BUS} pin for quick discharge.



In a battery charger system, a 9-V spike on the VBUS is possible. The CY7C65211 VBUS pin is intolerant to voltage above 6 V. In the absence of over-voltage protection (OVP) on the VBUS line, the VBUS should be connected to BUSDETECT (GPIO configured) using the resistive network and the output of the battery charger to the VBUS pin of CY7C65211, as shown in Figure 10.





Figure 10. 9 V Tolerant

When the VBUS and VDDD are at the same voltage potential, the VBUS can be connected to the GPIO using a series resistor (Rs). This is shown in the following figure. If there is a charger failure and the VBUS becomes 9 V, then the $10-k\Omega$ resistor plays two roles. It reduces the amount of current flowing into the forward-biased diodes in the GPIO, and it reduces the voltage seen on the pad.

Figure 11. GPIO VBUS Detection, VBUS = VDDD




When the VBUS > VDDD, a resistor voltage divider is required to reduce the voltage from the VBUS down to VDDD for the GPIO sensing the VBUS voltage. This is shown in the following figure. The resistors should be sized as follows:

R2 / (R1 + R2) = VDDD / VBUS

The first condition limits the voltage and current for the charger failure situation, as described in the previous paragraph, while the second condition allows for normal-operation VBUS detection.

Figure 12. GPIO VBUS detection, VBUS > VDDD





CapSense

In Figure 13, CY7C65211 is configured to support four CapSense buttons. Three GPIOs are configured to indicate which CapSense button is pressed by the finger (as shown in the table next to the schematic). If two CapSense buttons are implemented, then two GPIOs (CSout0 and CSout1) are configured to indicate which CapSense button is pressed.

A 2.2-nF (10%) capacitor (Cmod) must be connected on the GPIO_0 pin for proper CapSense operation.

Optionally, the GPIO_7 pin is configured as Cshield and connected to the shield of the CapSense button, as shown in Figure 13.

Shield prevents false triggering of buttons due to water droplets, and guarantees CapSense operation (the sensors respond to finger touch).

For further information on CapSense, refer to Getting Started with CapSense.




Figure 13. CapSense Schematic



USB to I²C Bridge

In Figure 14, CY7C65211 is configured as a USB to I^2C Bridge. The CY7C65211 I^2C can be configured as a master or a slave using the configuration utility. CY7C65211 supports I^2C data rates up to 100 kbps in the standard mode (SM) and 400 kbps in the fast mode (FM).


In the master mode, SCL is output from CY7C65211. In the slave mode, SCL is input to CY7C65211. The I²C slave address for CY7C65211 can be configured using the configuration utility. The

SDA data line is bi-directional in the master/slave modes. The drive modes of the SCL and SDA port pins are always open drain.

GPIO8 and GPIO9 are configured as RXLED# and TXLED# to drive two LEDs to indicate USB receive and transmit.

Refer to the NXP I²C specification for further details on the protocol.

Figure 14. USB to I²C Bridge





USB to SPI Bridge

In Figure 15, CY7C65211 is configured as a USB to SPI Bridge. The CY7C65211 SPI can be configured as a master or a slave using the configuration utility. CY7C65211 supports SPI master frequency up to 3 MHz and SPI slave frequency up to 1 MHz. It can support transaction sizes ranging from 4 bits to 16 bits, which can be configured using the configuration utility. In the master mode, the SCLK, MOSI, and SSEL lines act as outputs and MISO acts as an input. In the slave mode, the SCL SCLK, MOSI, and SSEL lines act as inputs and MISO acts as an output.

GPIO8 and GPIO9 are configured as RXLED# and TXLED# to drive two LEDs to indicate USB receive and transmit.




Figure 15. USB to SPI Bridge

CY7C65211 supports three versions of the SPI protocol:

- Motorola This is the original SPI protocol.
- Texas Instruments A variation of the original SPI protocol in which the data frames are identified by a pulse on the SSEL line.
- National Semiconductors A half-duplex variation of the original SPI protocol.

Motorola

The original SPI protocol is defined by Motorola. It is a full-duplex protocol: transmission and reception occur at the same time.

A single (full-duplex) data transfer follows these steps: The master selects a slave by driving its SSEL line to '0'. Next, it drives the data on its MOSI line and it drives a clock on its SCLK line. The slave uses the edges of the transmitted clock to capture the data on the MOSI line. The slave drives data on its MISO line. The master captures the data on the MISO line. Repeat the process for all bits in the data transfer.

Multiple data transfers may happen without the SSEL line changing from '0' to '1' and back from '1' to '0' in between the individual transfers. As a result, slaves must keep track of the progress of data transfers to separate individual transfers.

When not transmitting data, the SSEL line is '1' and the SCLK is typically off.

The Motorola SPI protocol has four modes that determine how data is driven and captured on the MOSI and MISO lines. These modes are determined by clock polarity (CPOL) and clock phase (CPHA). Clock polarity determines the value of the SCLK line when not transmitting data:

■ CPOL is '0': SCLK is '0' when not transmitting data.

■ CPOL is '1': SCLK is '1' when not transmitting data.

The clock phase determines when data is driven and captured. It is dependent on the value of CPOL:



Table 16. SPI Protocol Modes

Mode	CPOL	СРНА	Description
0	0	0	Data is driven on a falling edge of SCLK. Data is captured on a rising edge of SCLK
1	1 0 1 Data is driven on a rising edge of SCLK. Data is captured on a falling edge of SCLK		
2	2 1 0 Data is driven on a rising edge of SCLK. Data is captured on a falling edge of SCLK		Data is driven on a rising edge of SCLK. Data is captured on a falling edge of SCLK
3	1	1	Data is driven on a falling edge of SCLK. Data is captured on a rising edge of SCLK

Figure 16. Driving and Capturing MOSI/MISO Data As A Function of CPOL and CPHA





Figure 17. Single 8-bit Data Transfer and Two Successive 8-bit Data Transfers in Mode 0 (CPOL is '0', CPHA is '0')






Texas Instruments


Texas Instruments' SPI protocol redefines the use of the SSEL signal. It uses the signal to indicate the start of a data transfer, rather than a low, active slave-select signal. The start of a transfer is indicated by a high, active pulse of a single-bit transfer period. This pulse may occur one cycle before the transmission of the first data bit, or it may coincide with the transmission of the first data bit. The transmitted clock SCLK is a free-running clock.

The TI SPI protocol only supports mode 1 (CPOL is '0' and CPHA is '1'): Data is driven on a rising edge of SCLK and data is captured on a falling edge of SCLK.

The following figure illustrates a single 8-bit data transfer and two successive 8-bit data transfers. The SSEL pulse precedes the first data bit. Note how the SSEL pulse of the second data transfer coincides with the last data bit of the first data transfer.



The following figure illustrates a single 8-bit data transfer and two successive 8-bit data transfers. The SSEL pulse coincides with the first data bit.






National Semiconductor

National Semiconductor's SPI protocol is a half-duplex protocol. Rather than transmission and reception occurring at the same time, they take turns (transmission happens before reception). A single "idle" bit transfer period separates transmission from reception.

Note Successive data transfers are NOT separated by an "idle" bit transfer period.

The transmission data transfer size and reception data transfer size may differ. National Semiconductor's SPI protocol supports only mode 0: Data is driven on a falling edge of SCLK, and data is captured on a rising edge of SCLK.

The following figure illustrates a single data transfer and two successive data transfers. In both cases, the transmission data transfer size is 8 bits and the reception transfer size is 4 bits.



Note The above figure defines MISO and MOSI as undefined when the lines are considered idle (not carrying valid information). It will drive the outgoing line values to '0' during idle time (to satisfy the requirements of specific master devices (NXP LPC17xx) and specific slave devices (MicroChip EEPROM).




Ordering Information

Table 17 lists the key package features and ordering codes of the CY7C65211. For more information, contact your local sales representative.

Table 17. Key Features and Ordering Information

Package	Ordering Code	Operating Range
24-pin QFN (4.00 × 4.00 × 0.55 mm, 0.5 mm pitch) (Pb-free)	CY7C65211-24LTXI	Industrial
24-pin QFN (4.00 × 4.00 × 0.55 mm, 0.5 mm pitch) (Pb-free) – Tape and Reel	CY7C65211-24LTXIT	Industrial
24-pin QFN (4.00 × 4.00 × 0.55 mm, 0.5 mm pitch) (Pb-free)	CY7C65211A-24LTXI	Industrial
24-pin QFN (4.00 × 4.00 × 0.55 mm, 0.5 mm pitch) (Pb-free) – Tape and Reel	CY7C65211A-24LTXIT	Industrial

Ordering Code Definitions






Package Information

Support currently is planned for the 24-pin QFN package.

Figure 18. 24-pin QFN (4 mm × 4 mm × 0.55 mm) LQ24A 2.65 × 2.65 EPAD (Sawn) Package Outline, 001-13937



1. 🕅 HATCH IS SOLDERABLE EXPOSED METAL.

- 2. REFERENCE JEDEC # MO-248
- 3. PACKAGE WEIGHT : 29 ± 3 mg
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-13937 *G

Table 18. Package Characteristics

Parameter	Description	Min	Тур	Max	Units
T _A	Operating ambient temperature	-40	25	85	°C
THJ	Package θ_{JA}	_	18.4	_	°C/W

Table 19. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Maximum Time at Peak Temperature
24-pin QFN	260 °C	30 seconds

Table 20. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2

Package	MSL	
24-pin QFN	MSL 3	



Acronyms

Table 21. Acronyms Used in this Document

Acronym	Description		
BCD	battery charger detection		
CDC	communication driver class		
CDP	charging downstream port		
DCP	dedicated charging port		
DLL	dynamic link library		
ESD	electrostatic discharge		
GPIO	general purpose input/output		
HBM	human-body model		
I ² C	inter-integrated circuit		
MCU	microcontroller unit		
OSC	oscillator		
PHDC	personal health care device class		
PID	product identification		
SCB	serial communication block		
SCL	l ² C serial clock		
SDA	l ² C serial data		
SDP	standard downstream port		
SIE	serial interface engine		
SPI	serial peripheral interface		
VCOM	virtual communication port		
USB	Universal Serial Bus		
UART	universal asynchronous receiver transmitter		
VID	vendor identification		

Document Conventions

Units of Measure

Table 22. Units of Measure

Symbol	Unit of Measure		
°C	degree Celsius		
DMIPS	Dhrystone million instructions per second		
kΩ	kilo-ohm		
KB	kilobyte		
kHz	kilohertz		
kV	kilovolt		
Mbps	megabits per second		
MHz	megahertz		
mm	millimeter		
V	volt		



Errata

This section describes the errata for the CY7C65211/CY7C65211A USB-Serial family. Details include errata trigger conditions, scope of impact, and available workaround.

Contact your local Cypress Sales Representative if you have questions.

Part Numbers Affected

Part Number	Device Characteristics
CY7C65211	All Variants
CY7C65211A	All Variants

Qualification Status

Production

Errata Summary

The following table defines the errata applicability to available USB-Serial devices.


Items	Affected Part Number	Fix Status
[1] The measured I2C Master clock (SCL) frequency is different from the configured clock frequency.	CY7C65211	Fixed in CY7C65211A
[2] Data loss during SPI communication at data rate of 3 Mbps.	CY7C65211	Fixed in CY7C65211A
[3] USB-Serial as I2C Master reads one extra byte of data than requested by the USB Host.	CY7C65211	Fixed in CY7C65211A
[4] I2C Reads are slower when USB-Serial is configured as I2C Master.	CY7C65211 CY7C65211A	No Fix
[5] USB-Serial does not report UART Frame Errors.	CY7C65211 CY7C65211A	No Fix
[6] USB-Serial does not report MARK or SPACE Parity errors.	CY7C65211 CY7C65211A	No Fix

1. The measured I ² C Master clock (SCL) frequency is different from the configured clock frequency.			
Problem Definition	The measured I ² C clock frequency is 20 percent less than the configured SCL frequency		
Parameters Affected	NA		
Trigger Condition(s)	NA		
Scope of Impact	I ² C read and write operations will be slower than the configured rate		
Workaround	No workaround		
Fix Status	itatus Fixed in CY7C65211A		

2. Data loss during SPI communication at data rate of 3 Mbps.			
Problem Definition	Data loss is observed when using SPI at data rate of 3 Mbps		
Parameters Affected	NA		
Trigger Condition(s)	Data rate of 3 Mbps triggers the data loss during SPI communication		
Scope of Impact	Data loss will be observed at 3 Mbps during SPI communication		
Workaround	No workaround		
Fix Status	Fixed in CY7C65211A		



3. USB-Serial as I ² C Master reads one extra byte of data than requested by the USB Host.			
Problem Definition USB-Serial configured as an I ² C Master reads an extra byte of data than requested from an I However, only the requested number of bytes are returned to the USB host			
Parameters Affected	NA		
Trigger Condition(s)	No specific trigger condition. An extra byte of data is read from the slave by the master on every I ² C r		
Scope of Impact I ² C slave may enter an unrecoverable state and hold the SCL line indefinitely, eventually result data loss			
Workaround	No workaround		
Fix Status	Fixed in CY7C65211A		



5. USB-Serial does not report UART Frame Errors.		
Problem Definition USB-Serial does not report UART Frame Errors while receiving UART data when the number bits is set as 1.		
Parameters Affected	NA	
Trigger Condition(s)	USB-Serial fails to report a UART Frame error when the number of stop bits is set as 1. It correctly reports the error when the stop bits is not 1	
Scope of Impact	No impact	
Workaround No workaround. In general, applications using UART will have to include checksum or CRC in t to ensure frame integrity.		
Fix Status	No fix	



6. USB-Serial does not report MARK or SPACE Parity errors.			
Problem Definition	USB-Serial does not report UART Parity error while receiving the data when configured for MARK or SPACE parity.		
Parameters Affected	NA		
Trigger Condition(s)	USB Serial fails to report UART Parity errors while receiving data when configured for MARK or SPACE parity. Note that USB-Serial detects parity errors when configured for ODD or EVEN parity settings.		
Scope of Impact	No impact		
Workaround No workaround. In general, applications using UART will have to include checksum or CRC in t to ensure frame integrity.			
Fix Status	No fix		



Document History Page

Revision	ECN	Orig. of Change	Submission Date	Description of Change
*F	4287738	SAMT	02/21/2014	Updated Ordering Information (Updated part numbers).
*G	4455825	MVTA	01/19/2015	Added More Information. Updated to new template.
*H	4807404	RRSH	06/23/2015	Updated Features. Updated Functional Overview: Updated Serial Communication: Updated JART Interface: Updated description. Updated I2C Interface: Updated System Resources: Updated System Resources: Updated Power System: Updated Internal 32-kHz Oscillator: Updated description. Updated description. Updated description. Updated Software: Updated Software: Updated description. Updated Device-Level Specifications: Updated Device-Level Specifications: Updated Table 3: Changed maximum value of V _{BUS} parameter from 5.25 V to 5.5 V. Updated Table 4: Removed F1 parameter and its details. Removed F2 parameter and its details. Removed F2 parameter and its details. Removed F2 parameter and its details. Updated Visit Piption: Updated details in "Description" column of pin 15. Updated USB Power Configurations: Updated Figure 4. Updated Figure 4. Updated Application Examples: Updated Device-Level Specifice: Updated Device-Device Configuration: Updated Package Information: spec 001-13937 – Changed revision from *E to *F. Updated No new template. Completing Sunset Review.



Document History Page (continued)

 Single-Channel (UART/IfC/SPI) Bridge with CapSense[®] and BCD[°]. Included details of CY7C65211A part number in all instances across the document. Updated Features: Updated Features: Updated Gescription. Updated Memory Interface: Updated Gescription. Updated Internal Fish Configuration: Updated Internal Fish Configuration: Updated Internal Fish Configuration: Updated Internal Fish Configuration: Updated Healt Interface: Updated Table 2: Updated Electrical Specifications: Updated details in "Default Value" column corresponding to USB Product (PID) parameter. Updated Default Table 3: Updated Table 3: Updated Pin Default Value" column corresponding to Ibpz parameter. Updated Bischrones: Updated Pin Default Value" column corresponding to Ibpz parameter. Updated Discription: Updated Pin Description: Updated Pin Description: Updated Pin Description: Updated Figure 3. Updated USB to SA22 Bridge: Updated Figure 4. Updated USB to SA22 Bridge: Updated Figure 5. Updated Signer 6. Acdeed USB to RS423 Bridge: Updated Figure 6. Acdeed USB to RS432 Bridge: Updated Figure 6. Acdeed USB to RS432 Bridge: Updated Figure 10. Updated Figure 10. Updated Figure 10. Updated Signer 10. Updated Signer 10. Updated CapSerse: Updated Cap	Revision	ECN	Orig. of Change	Submission Date	Description of Change
*J 5725383 GNKK 05/03/2017 Updated Cypress logo and copyright information.	*	5063358	•	12/24/2015	Included details of CY7C65211A part number in all instances across the document. Updated Features: Updated Features: Updated More Information: Updated More Information: Updated More Information: Updated More Information: Updated More Information: Updated Serial Communication: Updated description. Updated description. Updated description. Updated description. Updated description. Updated description. Updated description. Updated SPI Interface: Updated description. Updated Internal Flash Configuration: Updated Internal Flash Configuration: Updated Internal Flash Configuration: Updated details in "Default Value" column corresponding to USB Product IE (PID) parameter. Updated details corresponding to "V _{BUS} supply voltage". Updated details corresponding to "V _{BUS} supply voltage". Updated Device-Level Specifications: Updated Table 3: Changed maximum value of V _{BUS} parameter from 5.5 V to 5.25 V. Updated details in "Details/Conditions" column corresponding to I _{DD2} parameter. Updated Getails in "Details/Conditions" column corresponding to I _{DD2} parameter. Updated USB Power Configuration: Updated USB Bus-Powered Configuration: Updated USB Bus-Powered Configuration: Updated USB Bus-Powered Configuration: Updated Self-Powered Configuration: Updated Self Powered Configuration: Updated USB Bus-Powered Configuration: Updated USB Bus-Powered With Variable I/O Voltage: Updated Figure 3. Updated Sel to RS2432 Bridge. Updated Figure 4. Updated Figure 5. Updated Figure 9. Updated Figure 10. Updated Sel to PC Bridge: Updated Figure 14. Updated USB to PC Bridge: Updated Figure 15. Updated VSB to SPI Bridge: Updated Figure 14. Updated Ofering Information: Updated Ofering Information: Updated Ofering Information: Updated Pigure 15. Updated Ofering Information: Updated Pigure 15. Updated Ofering Information: Updated Ofering Information: Updated Pigure 15. Updated Pigure 15. Updated Pigure 15. Updated Pigure 15. Updated Pi
	-				
*K 6105566 JEGA 03/21/2018 Changed "Tube" to "Tray" in Ordering Code Definitions.	*K	6105566	JEGA	03/21/2018	Changed "Tube" to "Tray" in Ordering Code Definitions.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC[®]Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2012-2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware solely for use with Cypress hardware, solely for use with Cypress hardware solely for use with Cypress hardware solely for use with Cypress hardware products, or compilation of the Software to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATALOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In events and described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or properly damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of the High-Risk Device, or to affect its safety or effectiveness. Cypress is not liable,

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-82042 Rev. *L