FEATURES
500 MHz Driver Operation
Driver Inhibit Function
100 ps Edge Matching
Guaranteed Industry Specifications
$50 \Omega$ Output Impedance
>1.5 V/ns Slew Rate
Variable Output Voltages for ECL, TTL and CMOS
High Speed Differential Inputs for Maximum Flexibility
Ultrasmall 20-Lead SOP Package with Built-In Heat Sink
APPLICATIONS
Automatic Test Equipment
Semiconductor Test Systems
Board Test Systems
Instrumentation and Characterization Equipment

## FUNCTIONAL BLOCK DIAGRAM



The AD53040 transition from HI/LO or to inhibit is controlled through the data and inhibit inputs. The input circuitry uses high speed differential inputs with a common-mode range of $\pm 3 \mathrm{~V}$. This allows for direct interface to precision differential ECL timing or the simplicity of stimulating the pin driver from a single ended TTL or CMOS logic source. The analog logic HI/LO inputs are equally easy to interface. Typically requiring $10 \mu \mathrm{~A}$ of bias current, the AD53040 can be directly coupled to the output of a digital-to-analog converter.

The AD53040 is available in a 20-lead, SOP package with a built-in heat sink and is specified to operate over the ambient commercial temperature range of $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

REV. B

[^0] reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703
© Analog Devices, Inc., 1999


| Parameter | Min | Typ | Max | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE, DRIVE <br> $\left(\mathrm{V}_{\mathrm{H}}\right.$ and $\left.\mathrm{V}_{\mathrm{L}}\right)$ (Continued) <br> Minimum Pulsewidth <br> 3 V Swing <br> 5 V Swing <br> Toggle Rate |  | 1.7 2.6 500 |  | ns <br> ns <br> MHz | 4.0 ns Input, $10 \% / 90 \%$ Output, $\mathrm{V}_{\mathrm{L}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{H}}=3 \mathrm{~V}$ <br> 6.0 ns Input, $10 \% / 90 \%$ Output, $\begin{aligned} & \mathrm{V}_{\mathrm{L}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{H}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{L}}=-1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{H}}=-0.8 \mathrm{~V}, \\ & \mathrm{~V}_{\text {OUT }}>600 \mathrm{mV}-\mathrm{p} \end{aligned}$ |
| DYNAMIC PERFORMANCE, INHIBIT <br> Delay Time, Active to Inhibit <br> Delay Time, Inhibit to Active <br> I/O Spike <br> Output Capacitance | 2 | $<200$ $5$ | 5 5 | ns ns $\mathrm{mV}, \mathrm{p}-\mathrm{p}$ pF | $\begin{aligned} & \text { Measured at } 50 \%, \mathrm{~V}_{\mathrm{H}}=+2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{L}}=-2 \mathrm{~V} \\ & \text { Measured at } 50 \%, \mathrm{~V}_{\mathrm{H}}=+2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{L}}=-2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{H}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=0 \mathrm{~V} \end{aligned}$ Driver Inhibited |
| POWER SUPPLIES <br> Total Supply Range <br> Positive Supply <br> Negative Supply <br> Positive Supply Current Negative Supply Current Total Power Dissipation Temperature Sensor Gain Factor |  | $\begin{aligned} & 19 \\ & +12 \\ & -7 \\ & \\ & 1.15 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 75 \\ & 75 \\ & 1.43 \end{aligned}$ | V <br> V <br> V <br> mA <br> mA <br> W <br> $\mu \mathrm{A} / \mathrm{K}$ | $\mathrm{R}_{\text {LOAD }}=10 \mathrm{~K}, \mathrm{~V}_{\text {SOURCE }}=+12 \mathrm{~V}$ |

## NOTES

Connecting or shorting the decoupling capacitors to ground will result in the destruction of the device.
Specifications subject to change without notice.

| ABSOLUTE MAXIMUM RATINGS ${ }^{1}$ |  |
| :---: | :---: |
| Power Supply Voltage |  |
| +V $\mathrm{V}_{\text {to }}$ GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . +13 V |  |
| -V $\mathrm{V}_{\text {s }}$ to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -8 V |  |
|  |  |
| Inputs |  |
|  |  |
| DATA to $\overline{\text { DATA }}$, INH to $\overline{\mathrm{INH}}$. . . . . . . . . . . . . . . . . $\pm 3 \mathrm{~V}$ |  |
| $\mathrm{V}_{\mathrm{H}}, \mathrm{V}_{\mathrm{L}}$ to GND . . . . . . . . . . . . . . . . . . . . . . . +9 V V, -4 V |  |
|  |  |
| Outputs |  |
| $V_{\text {OUT }}$ Short Circuit Duration . . . . . . . . . . . . . . . Indefinite $^{2}$ |  |
| $\mathrm{V}_{\text {Out }}$ Range in Inhibit Mode |  |
| V ${ }_{\text {HDCPL }}$. . . . . Do Not Connect Except for Capacitor to V ${ }_{\text {CC }}$ |  |
| $V_{\text {LDCPL }}$. . . . . Do Not Connect Except for Capacitor to $\mathrm{V}_{\mathrm{EE}}$ |  |
| THERM ................................ + +13V, 0 V |  |
| Environmental |  |
| Operating Temperature (Junction) . . . . . . . . . . . . . $+175^{\circ} \mathrm{C}$ |  |
| Storage Temperature . . . . . . . . . . . . . . $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| Lead Temperature (Soldering, 10 sec$)^{3} \ldots . . . . . . .+260^{\circ} \mathrm{C}$ |  |

ABSOLUTE MAXIMUM RATINGS ${ }^{1}$
+V ${ }_{\text {s }}$ to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +13 V

- V $_{\text {S }}$ to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -8 V
+ $\mathrm{V}_{\mathrm{s}}$ to $-\mathrm{V}_{\mathrm{S}}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +20 V
puts

DATA to $\overline{\text { DATA }}$, INH to $\overline{\mathrm{INH}}$. . . . . . . . . . . . . . . . . . . $\pm 3 \mathrm{~V}$
$\mathrm{V}_{\mathrm{H}}, \mathrm{V}_{\mathrm{L}}$ to GND ................................ . . $+9 \mathrm{~V},-4 \mathrm{~V}$
$\mathrm{V}_{\mathrm{H}}$ to $\mathrm{V}_{\mathrm{L}}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $+11 \mathrm{~V}, 0 \mathrm{~V}$
Outputs
V
$V_{\text {Out }}$ Range in Inhibit Mode
V HDCPL . . . . . Do Not Connect Except for Capacitor to $\mathrm{V}_{\mathrm{CC}}$
LDCPL . . . . . Do Not Connect Except for Capacitor to VEE

Environmental
Operating Temperature (Junction) . . . . . . . . . . . . . $+175^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec$)^{3} \ldots \ldots . . .{ }^{26}+2{ }^{\circ} \mathrm{C}$

NOTES
${ }^{1}$ Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Absolute maximum limits apply individually, not in combination. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
${ }^{2}$ Output short circuit protection is guaranteed as long as proper heat sinking is employed to ensure compliance with the operating temperature limits.
${ }^{3}$ To ensure lead coplanarity ( $\pm 0.002$ inches) and solderability, handling with bare hands should be avoided and the device should be stored in environments at $24^{\circ} \mathrm{C}$ $\pm 5^{\circ} \mathrm{C}\left(75^{\circ} \mathrm{F} \pm 10^{\circ} \mathrm{F}\right)$ with relative humidity not to exceed $65 \%$.

## ORDERING GUIDE

| Model | Package <br> Description | Shipment Method, <br> Quantity Per <br> Shipping Container | Package <br> Option |
| :--- | :--- | :--- | :--- |
| AD53040KRP | 20-Lead Power SOIC | Tube, 38 Pieces | RP-20 |

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD53040 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

PIN FUNCTION DESCRIPTIONS

| Pin Name | Pin <br> Number | Pin Functional Description |
| :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | 1, 2 | Positive Power Supply. Both pins should be connected to minimize inductance and allow maximum speed of operation. $\mathrm{V}_{\mathrm{CC}}$ should be decoupled to GND with a low inductance $0.1 \mu \mathrm{~F}$ capacitor. |
| $\mathrm{V}_{\mathrm{EE}}$ | 8, 9 | Negative Power Supply. Both pins should be connected to keep the inductance down and allow maximum speed of operation. $\mathrm{V}_{\text {EE }}$ should be decoupled to GND with a low inductance $0.1 \mu \mathrm{~F}$ capacitor. |
| GND | $\begin{aligned} & 4,6,14 \\ & 16,17 \end{aligned}$ | Device Ground. These pins should be connected to the circuit board's ground plane at the pins. |
| $\mathrm{V}_{\mathrm{L}}$ | 15 | Analog Input that sets the voltage level of a Logic 0 of the driver. Determines the driver output for $\overline{\text { DATA }}>$ DATA. |
| $\mathrm{V}_{\mathrm{H}}$ | 18 | Analog input that sets the voltage level of a Logic 1 of the driver. Determines the driver output for DATA $>\overline{\text { DATA }}$. |
| $\mathrm{V}_{\text {OUT }}$ | 5 | The Driver Output. The nominal output impedance is $50 \Omega$. |
| $\mathrm{V}_{\mathrm{HDCPL}}$ | 3 | Internal supply decoupling for the output stage. This pin is connected to $\mathrm{V}_{\mathrm{CC}}$ through a 39 nF minimum capacitors. |
| $\mathrm{V}_{\text {LDCPL }}$ | 7 | Internal supply decoupling for the output stage. This pin is connected to $\mathrm{V}_{\mathrm{EE}}$ through a 39 nF minimum capacitors. |
| INH, $\overline{\mathrm{INH}}$ | 10, 11 | ECL compatible input that control the high impedance state of the driver. When INH $>\overline{\mathrm{INH}}$, the driver goes into a high impedance state. |
| $\frac{\text { DATA, }}{\text { DATA }}$ | 13, 12 | ECL compatible inputs that determines the high and low state of the driver. Driver output is high for DATA > $\overline{D A T A}$. |
| TV CC | 19 | Temperature Sensor Start-Up Pin. This pin should be connected to $\mathrm{V}_{\mathrm{CC}}$. |
| THERM | 20 | Temperature Sensor Output Pin. A resistor (10K) should be connected between THERM and $\mathrm{V}_{\mathrm{CC}}$. The approximate die temperature can be determined by measuring the current through the resistor. The typical scale factor is $1 \mu \mathrm{~A} / \mathrm{K}$. |

## PIN CONFIGURATION



Table I. Pin Driver Truth Table

| DATA | $\overline{\text { DATA }}$ | INH | $\overline{\text { INH }}$ | Output <br> State |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 0 | 1 | $\mathrm{~V}_{\mathrm{L}}$ |
| 1 | 0 | 0 | 1 | $\mathrm{~V}_{\mathrm{H}}$ |
| 0 | 1 | 1 | 0 | Hi Z |
| 1 | 0 | 1 | 0 | Hi Z |

Table II. Package Thermal Characteristics

| Air Flow, FM | $\boldsymbol{\theta}_{\mathbf{J C}},{ }^{\circ} \mathbf{C} / \mathbf{W}$ | $\boldsymbol{\theta}_{\mathbf{J A}},{ }^{\circ} \mathbf{C} / \mathbf{W}$ |
| :--- | :--- | :--- |
| 0 | 4 | 50 |
| 50 | 4 | 49 |
| 400 | 4 | 34 |

## APPLICATION INFORMATION

## Power Supply Distribution, Bypassing and Sequencing

The AD53040 draws substantial transient currents from its power supplies when switching between states and careful design of the power distribution and bypassing is key to obtaining specified performance. Supplies should be distributed using broad, low inductance traces or (preferably) planes in a multilayered board with a dedicated ground-plane layer. All of the device's power supply pins should be used to minimize the internal inductance presented by the part's bond wires. Each supply must be bypassed to ground with at least one $0.1 \mu \mathrm{~F}$ capacitor; chipstyle capacitors are preferable as they minimize inductance. One or more $10 \mu \mathrm{~F}$ (or greater) Tantalum capacitors per board are also advisable to provide additional local energy storage.
The AD53040's current-limit circuitry also requires external bypass capacitors. Figure 1 shows a simplified schematic of the positive current-limit circuit. Excessive collector current in output transistor Q49 creates a voltage drop across the $10 \Omega$ resistor, which turns on PNP transistor Q48. Q48 diverts the risingedge slew current, shutting down the current mirror and removing the output stage's base drive. The $\mathrm{V}_{\text {HDCPL }}$ pin should be bypassed to the positive supply with a $0.039 \mu \mathrm{~F}$ capacitor, while the $V_{\text {LDCPL }}$ pin (not shown) requires a similar capacitor to the negative supply- these capacitors ensure that the AD53040 doesn't current limit during normal output transitions up the its full 9 V rated step size. Both capacitors must have minimumlength connections to the AD53040. Here again, chip capacitors are ideal.


Figure 1. Simplified Schematic of the AD53040 Output Stage and Positive Current Limit Circuitry

Several points about the current-limit circuitry should be noted. First, the limiting currents are not tightly controlled, as they are functions of both absolute transistor $\mathrm{V}_{\text {BES }}$ and junction temperature; higher dc output current is available at lower junction temperatures. Second, it is essential to connect the $\mathrm{V}_{\mathrm{HDCPL}}$ capacitor to the positive supply (and the $\mathrm{V}_{\text {LDCPL }}$ capacitor to the negative supply)-failure to do so causes considerable thermal stress in the current-limiting resistor(s) during normal supply sequencing and may ultimately cause them to fail, rendering the part nonfunctional. Finally, the AD53040 may appear to function normally for small output steps (less than 3 V or so) if one or both of these capacitors is absent, but it will exhibit excessive rise or fall times for steps of larger amplitude.
The AD53040 does not require special power-supply sequencing. However, good design practice dictates that digital and analog control signals not be applied to the part before the supplies are stable. Violating this guideline will not normally destroy the part, but the active inputs can draw considerable current until the main supplies are applied.

## Digital Input Range Restrictions

Total range amongst all digital signals (DATA, $\overline{\text { DATA }}, \mathrm{INH}$, and $\overline{\mathrm{INH}}$ ) has to be less than or equal to 2 V to meet specified timing. The device will function above 2 V with reduced performance up to the absolute maximum limit. This performance degradation might not be noticed in all modes of operation. Of all the six possible transitions $\left(\mathrm{V}_{\mathrm{H}} \rightarrow \mathrm{V}_{\mathrm{L}}, \mathrm{V}_{\mathrm{L}} \rightarrow \mathrm{V}_{\mathrm{H}}, \mathrm{V}_{\mathrm{H}} \rightarrow \mathrm{INH}\right.$, $\mathrm{INH} \rightarrow \mathrm{V}_{\mathrm{H}}, \mathrm{V}_{\mathrm{L}} \rightarrow \mathrm{INH}$ and $\mathrm{INH} \rightarrow \mathrm{V}_{\mathrm{L}}$ ), there may be only one that would show a degradation, usually in delay time. Taken to the extreme, the driver may fail to achieve a proper output voltage, output impedance or may fail to fully inhibit.
An example of a scenario that would not work for the AD53040 is if the part is driven using 5 V single-ended CMOS. One pin of each differential input would be tied to a +2.5 V reference level and the logic voltages would be applied to the other. This would meet the Absolute Maximum Rating of $\pm 3 \mathrm{~V}$ because the max differential is $\pm 2.5 \mathrm{~V}$. It is however possible, for example for 0.0 V to be applied to the INH input and +5 V to be applied to the DATA input. This 5 V difference far exceeds the 2.0 V limitation given above. Even using 3 V CMOS or TTL the difference between logic high and logic low is greater than or equal to 3 V which will not properly work. The only solution is to use resistive dividers or equivalent to reduce the voltage levels.


Figure 2. 5 V Output Swing


Figure 3. Evaluation Board Schematic

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

## 20-Lead Thermally Enhanced Small Outline Package (PSOP) (RP-20)




[^0]:    Information furnished by Analog Devices is believed to be accurate and

