Dual Low Power Operational Amplifier, Single or Dual Supply

OP221

FEATURES

- Excellent TCV_{OS} Match, 2 μV/°C Max
- Low Input Offset Voltage, 150 μV Max
- Low Supply Current, 550 μA Max
- Single Supply Operation, 5 V to 30 V
- Low Input Offset Voltage Drift, 0.75 μV/°C
- High Open-Loop Gain, 1500 V/mV Min
- High PSRR, 3 μV/V
- Wide Common-Mode Voltage Range, V– to within 1.5 V of V+
- Pin Compatible with 1458, LM158, LM2904
- Available in Die Form

PIN CONNECTIONS

8-Lead SOIC (S-Suffix)



NC = NO CONNECT

GENERAL DESCRIPTION

The OP221 is a monolithic dual operational amplifier that can be used either in single or dual supply operation. The wide supply voltage range, wide input voltage range, and low supply current drain of the OP221 make it well-suited for operation from batteries or unregulated power supplies.

The excellent specifications of the individual amplifiers combined with the tight matching and temperature tracking between channels provide high performance in instrumentation amplifier designs. The individual amplifiers feature very low input offset voltage, low offset voltage drift, low noise voltage, and low bias current. They are fully compensated and protected.

Matching between channels is provided on all critical parameters including input offset voltage, tracking of offset voltage vs. temperature, non-inverting bias currents, and common-mode rejection.

SIMPLIFIED SCHEMATIC



*ACCESSIBLE IN CHIP FORM ONLY

REV. C

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 www.analog.com
Fax: 781/326-8703

OP221* PRODUCT PAGE QUICK LINKS

Last Content Update: 12/18/2017

COMPARABLE PARTS

View a parametric search of comparable parts.

EVALUATION KITS

- EVAL-OPAMP-2 Evaluation Board

DOCUMENTATION

Application Notes

- AN-112: Single Resistor Controls Wien Bridge Oscillator Frequency
- AN-21: 4-20 mA Digital-to-Process Current Transmitter

Data Sheet

- OP221: Dual Low Power Operational Amplifier, Single or Dual Supply Data Sheet

TOOLS AND SIMULATIONS

- OP221 SPICE Macro Models

DESIGN RESOURCES

- OP221 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

DISCUSSIONS

View all OP221 EngineerZone Discussions.

SAMPLE AND BUY

Visit the product page to see pricing options.

TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

DOCUMENT FEEDBACK

Submit feedback for this data sheet.

OP221–SPECIFICATIONS (Electrical Characteristics at V_S = ±2.5 V to ±15 V, T_A = 25°C, unless otherwise noted.)

			OP221G			
Parameter	**Symbol**	**Conditions**	**Min**	**Typ**	**Max**	**Unit**
Input Offset Voltage	V_{OS}			250	500	µV
Input Offset Current	Ios	V_{CM} = 0		1.5	7	nA
Input Bias Current	I_B	V_{CM} = 0		70	120	nA
Input Voltage Range	IVR	V+ = 5 V, V– = 0 V[1] V_S = ±15 V	0/3.5 –15/13.5			V
Common-Mode Rejection Ratio	CMRR	V+ = –5 V, V– = 0 V 0 V ≤ V_{CM} ≤ 3.5 V V_S = ±15 V –15 V ≤ V_{CM} ≤ 13.5 V	75 80	85 90		dB
Power Supply Rejection Ratio	PSRR	V_S = ±2.5 V to ± 15 V V– = 0 V, V+ = 5 V to 30 V		32 57	100 180	µV/V
Large-Signal Voltage Gain	Avo	V_S = ±15 V, R_L = 10 kΩ V_O = ±10 V	800			V/mV
Output Voltage Swing	V_O	V+ = 5 V, V– = 0 V R_L = 10 kΩ V_S = 15 V, R_L = 10 kΩ	0.8/4 ±13.5			V
Slew Rate	SR	R_L = 10 kΩ[2]	0.2	0.3		V/µS
Bandwidth	BW			600		kHz
Supply Current (Both Amplifiers)	I_{SY}	V_S = ±2.5 V, No Load V_S = ±15 V, No Load		550 850	650 900	µA

SPECIFICATIONS (Electrical Characteristics at V_S = ±2.5 V to ±15 V, –40°C ≤ T_A ≤ +85°C, unless otherwise noted.)

			OP221G			
Parameter	**Symbol**	**Conditions**	**Min**	**Typ**	**Max**	**Unit**
Average Input Offset Voltage Drift[1]	TCV_{OS}			2	3	µV/°C
Input Offset Voltage	V_{OS}			400	700	µV
Input Offset Current	I_{OS}	V_{CM} = 0		2	10	nA
Input Bias Current	I_B	V_{CM} = 0		80	140	nA
Input Voltage Range	IVR	V+ = 5 V, V– = 0 V[2] V_S = ±15 V	0/3.2 –15/13.2			V
Common-Mode Rejection Ratio	CMRR	V+ = –5 V, V– = 0 V 0 V ≤ V_{CM} ≤ 3.5 V V_S = ±15 V –15 V ≤ V_{CM} ≤ 13.5 V	 70 75	 80 85		dB
Power Supply Rejection Ratio	PSRR	V_S = ±2.5 V to ± 15 V V– = 0 V, V+ = 5 V to 30 V		57 100	180 320	µV/V
Large-Signal Voltage Gain	A_{VO}	V_S = ±15 V, R_L = 10 kΩ V_O = ±10 V	 600			V/mV
Output Voltage Swing	V_O	V+ = 5 V, V– = 0 V R_L = 10 kΩ V_S = 15 V, R_L = 10 kΩ	0.9/3.7 13.2			V
Supply Current (Both Amplifiers)	I_{SY}	V_S = ±2.5 V, No Load V_S = ±15 V, No Load		600 950	750 1000	µA

NOTES
[1]Sample tested.
[2]Guaranteed by CMRR test limits.

Matching Characteristics at V_s = ±15 V, T_A = 25°C, unless otherwise noted.

			OP221G			
Parameter	**Symbol**	**Conditions**	**Min**	**Typ**	**Max**	**Unit**
Input Offset Voltage Match	ΔV_{OS}			250	600	µV
Average Noninverting Bias Current	I_B+				120	nA
Noninverting Input Offset Current	I_{OS}+			4	10	nA
Common-Mode Rejection Ratio Match[1]	ΔCMRR	V_{CM} = –15 V to 13.5 V	72			dB
Power Supply Rejection Ratio Match[2]	ΔPSRR	V_S = ±2.5 V to ± 15 V			140	µV/V

NOTES
[1]ΔCMRR is 20 $\log_{10}$ $V_{CM}/\Delta CME$, where V_{CM} is the voltage applied to both noninverting inputs and ΔCME is the difference in common-mode input-referred error.
[2]ΔPSRR is: $\frac{\text{Input-Referred Differential Error}}{\Delta V_S}$

OP221–SPECIFICATIONS (Matching Characteristics at $V_S = \pm 15$ V, $-40°C \le T_A \le +85°C$ for OP221G, unless otherwise noted. G is sample tested.)

			OP221G			
Parameter	**Symbol**	**Conditions**	**Min**	**Typ**	**Max**	**Unit**
Input Offset Voltage Match	ΔV_{OS}			400	800	µV
Average Noninverting Bias Current	I_B+	$V_{CM} = 0$			140	nA
Input Offset Voltage Tracking	$IC\Delta V_{OS}$			3	5	µV°C
Noninverting Input Offset Current	$I_{OS}+$	$V_{CM} = 0$		6	12	nA
Common-Mode Rejection Ratio Match[1]	ΔCMRR	$V_{CM} = -15$ V to 13.2 V	72	80		dB
Power Supply Rejection Ratio Match[2]	ΔPSRR			140		µV/V

NOTES
[1]ΔCMRR is 20 $\log_{10}$ V_{CM}/ΔCME, where V_{CM} is the voltage applied to both noninverting inputs and ΔCME is the difference in common-mode input-referred error.
[2]ΔPSRR is: $\frac{\text{Input-Referred Differential Error}}{\Delta V_S}$

ABSOLUTE MAXIMUM RATINGS (Note 1)

Supply Voltage . . . . . ±18 V
Differential Input Voltage . . . . . 30 V or Supply Voltage
Input Voltage . . . . . Supply Voltage
Output Short-Circuit Duration . . . . . Indefinite
Storage Temperature Range . . . . . –65°C to +150°C
Operating Temperature Range
OP221G . . . . . –40°C to +85°C
Lead Temperature (Soldering 60 sec) . . . . . 300°C
Junction Temperature (T_J) . . . . . –65°C to +150°C

Package Type	θ_{JA} (Note 2)	θ_{JC}	Unit
8-Lead SOIC(S)	158	43	°C/W

NOTES
[1]Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.
[2]θ_{JA} is specified for device soldered to printed circuit board for SOIC package.

ORDERING GUIDE

T_A = +25°C V_{OS} MAX (μV)	Plastic 8-Lead	Operating Temperature Range	Package Options
150			
150			
300			
500			
500			
500	OP221GS	XIND	RN-8



Figure 1. Dice Characteristics

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the OP221 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

OP221–Typical Perfomance Characteristics



TPC 1. Open-Loop Gain at ±15 V vs. Temperature



TPC 2. Open-Loop Gain at ± 5 V vs. Temperature



TPC 3. Open-Loop Gain at vs. Supply Voltage



TPC 4. Open-Loop Gain at ±15 V vs. Frequency



TPC 5. Closed-Loop Gain vs. Frequency



TPC 6. Gain and Phase Shift vs. Frequency



TPC 7. Phase Margin, Gain Bandwidth, and Slew Rate vs. Temperature



TPC 8. PSRR vs. Frequency



TPC 9. CMRR vs. Frequency



TPC 10. Maximum Output Swing vs. Frequency



TPC 11. Maximum Output Voltage vs. Load Resistance



TPC 12. Maximum Output Voltage vs. Load Resistance



TPC 13. Voltage Noise Density vs. Frequency



TPC 13. Current Noise Density vs. Frequency



Figure 2a. Noninverting Step Response



Figure 3a. Inverting Step Response



Figure 2b. Noninverting Step Response



Figure 3b. Inverting Step Response



Figure 4. Noninverting Test Circuit



Figure 5. Inverting Test Circuit

SPECIAL NOTES ON THE APPLICATION OF DUAL MATCHED OPERATIONAL AMPLIFIERS

Advantages of Dual Monolithic Operational Amplifiers

Dual matched operational amplifiers provide the engineer with a powerful tool for designing instrumentation amplifiers and many other differential-input circuits. These designs are based on the principle that careful matching between two operational amplifiers can minimize the effect of dc errors in the individual amplifiers.

Reference to the circuit shown in Figure 6, a differential-in, differential-out amplifier, shows how the reductions in error can be accomplished. Assuming the resistors used are ideally matched, the gain of each side will be identical. If the offset voltages of each amplifier are perfectly matched, then the net differential voltage at the amplifier's output will be zero. Note that the output offset error of this amplifier is not a function of the offset voltage of the individual amplifiers, but only a function of the difference (degree of matching) between the amplifiers' offset voltages. This error-cancellation principle holds for a considerable number of input referred error parameters—offset voltage, offset voltage drift, inverting and noninverting bias currents, common mode and power supply rejection ratios. Note also that the impedances of each input, both common-mode and differential-mode, are high and tightly matched, an important feature not practical with single operation amplifier circuits.



Figure 6. Differential-In, Differential-Out Amplifier

INSTRUMENTATION AMPLIFIER APPLICATIONS

Two-Op Amp Configuration

The two-op amp circuit (Figure 7) is recommended where the common-mode input voltage range is relatively limited; the common-mode and differential voltage both appear at V1. The high open-loop gain of the OP221 is very important in achieving good CMRR in this configuration. Finite open-loop gain of A1 (Ao1) causes undesired feedthrough of the common-mode input. For Ad/Ao, << 1, the common-mode error (CME) at the output due to this effect is approximately (2 Ad/Ao1) x VCM. This circuit features independent adjustment of CMRR and differential gain.

Three-Op Amp Configuration

The three-op amp circuit (Figure 8) has increased common-mode voltage range because the common-mode voltage is not amplified as it is in Figure 7. The CMR of this amplifier is directly proportional to the match of the CMR of the input op amps. CMRR can be raised even further by trimming the output stage resistors.



Figure 7. Two-Op Amp Circuit



Figure 8. Three-Op Amp Circuit

OUTLINE DIMENSIONS

8-Lead Standard Small Outline Package [SOIC]
Narrow Body
(RN-8)

Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MS-012AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Revision History

Location	Page
10/02—Data Sheet changed from REV. B to REV. C.	
Deleted 8-Lead CERDIP Package (Q-8)	Universal
Edits to SPECIFICATIONS	2–4
Edits to ABSOLUTE MAXIMUM RATINGS	5
Edits to ORDERING GUIDE	5
Updated OUTLINE DIMENSIONS	10
6/02—Data Sheet changed from REV. A to REV. B.	
Edits to 8-Lead SOIC Package (R-8)	10
09/01—Data Sheet changed from REV. 0 to REV. A.	
Edits to PIN CONNECTIONS	1
Global deletion of references to OP221B and OP221C	2, 3, 4
Edits to WAFER TEST LIMITS	4
Edits to ABSOLUTE MAXIMUM RATINGS	5
Edits to ORDERING GUIDE	5
Edits to PACKAGE TYPE	5

C00324–0–10/02(C)

PRINTED IN U.S.A.