## Data Sheet

## FEATURES

Pretrimmed to $\pm 0.5 \%$ maximum 4-quadrant error All inputs ( $X, Y$, and $Z$ ) differential, high impedance for
$\left[\left(X_{1}-X_{2}\right)\left(Y_{1}-Y_{2}\right) / 10\right]+Z_{2}$ transfer function
Scale-factor adjustable to provide up to $\times 10$ gain Low noise design: $\mathbf{9 0} \mathbf{~ m V ~ r m s , ~} 10 \mathrm{~Hz}$ to $\mathbf{1 0} \mathbf{~ k H z}$
Low cost, monolithic construction
Excellent long-term stability

## APPLICATIONS

High quality analog signal processing Differential ratio and percentage computations Algebraic and trigonometric function synthesis Accurate voltage controlled oscillators and filters

## GENERAL DESCRIPTION

The AD632 is an internally trimmed monolithic four-quadrant multiplier/divider. The AD632B has a maximum multiplying error of $\pm 0.5 \%$ without external trims.

Excellent supply rejection, low temperature coefficients, and long-term stability of the on-chip thin film resistors and buried zener reference preserve accuracy even under adverse conditions. The simplicity and flexibility of use provide an attractive alternative approach to the solution of complex control functions.
The AD632 is pin-for-pin compatible with the industry standard AD532 but with improved specifications and a fully differential high impedance Z input. The AD632 is capable of providing gains of up to $\times 10$, frequently eliminating the need for separate instrumentation amplifiers to precondition the inputs. The AD632 can be effectively employed as a variable gain differential input amplifier with high common-mode


Figure 1.
rejection. The effectiveness of the variable gain capability is enhanced by the inherent low noise of the AD632 at $90 \mu \mathrm{~V}$ rms.

## PRODUCT HIGHLIGHTS

1. Guaranteed performance over temperature.
2. The AD632A and AD632B are specified for maximum multiplying errors of $\pm 1.0 \%$ and $\pm 0.5 \%$ of full scale, respectively, at $+25^{\circ} \mathrm{C}$ and are rated for operation from $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
3. Maximum multiplying errors of $\pm 2.0 \%$ (AD632S) and $\pm 1.0 \%$ (AD632T) are guaranteed over the extended temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
4. High reliability.
5. The AD632S and AD632T series are available with MIL-STD-883 Level B screening.
6. All devices are available in either the hermetically sealed TO-100 metal can or ceramic DIP package.

Rev. D

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©1979-2013 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

## TABLE OF CONTENTS

Features ..... 1
Applications. ..... 1
Functional Block Diagram ..... 1
General Description .....  1
Product Highlights ..... 1
Revision History .....  2
Specifications ..... 3
Absolute Maximum Ratings ..... 5
REVISION HISTORY
5/13—Rev. C to Rev. D
Changes to Table 1 .....  3
Changes to Ordering Guide ..... 11
12/11—Rev. B to Rev. C
Updated Format

$\qquad$
Universal
Added Figure 1, Renumbered Sequentially .....  1
Deleted Chip Dimensions and Pad Layout Section .....  5
Changes to Figure 3 and Figure 4 ..... 6
Added Table 3 and Table 4 ..... 6
Changes to the Operations as a Divider Section ..... 9
Updated Outline Dimensions ..... 10
4/10—Rev. A to Rev. B
Changes to Pin Configurations and Product Highlights
Sections .....  1
Changes to Thermal Characteristics Section. ..... 3
Updated Outline Dimensions ..... 6
Changes to Ordering Guide ..... 6
Thermal Resistance ..... 5
Pin Configurations and Function Descriptions .....  6
Typical Performance Characteristics .....  7
Operation As a Multiplier .....  8
Operation As a Divider .....  9
Outline Dimensions ..... 10
Ordering Guide ..... 11

## SPECIFICATIONS

$@+25^{\circ} \mathrm{C}, \mathrm{Vs}= \pm 15 \mathrm{~V}, \mathrm{R} \geq 2 \mathrm{k} \Omega$, unless otherwise noted. Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels.

Table 1.


${ }^{1}$ Figures given are percent of full-scale, $\pm 10 \mathrm{~V}$ (that is, $0.01 \%=1 \mathrm{mV}$ ).
${ }^{2}$ Can be reduced to 3 V using an external resistor between $-\mathrm{V}_{\mathrm{S}}$ and SF .
${ }^{3}$ Irreducible component due to nonlinearity: excludes effect of offsets.
${ }^{4}$ Using an external resistor adjusted to give a value of $\mathrm{SF}=3 \mathrm{~V}$.
${ }^{5}$ See the functional block diagram (Figure 1) for definition of sections.

## ABSOLUTE MAXIMUM RATINGS

THERMAL RESISTANCE
$\theta_{\text {JA }}$ is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 2. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathbf{J A}}$ | $\boldsymbol{\theta}_{\boldsymbol{\prime}}$ | Unit |
| :--- | :--- | :--- | :--- |
| 10-Lead TO-100 | 150 | 25 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 14-Lead SBDIP | 95 | 25 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 2. Pin Configuration, H-Package, TO-100


Figure 3. Pin Configuration, D-Package, SBDIP

Table 3. Pin Function Descriptions, 10-Pin TO-100

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | Y1 | Y Multiplicand Noninverting Input. |
| 2 | + V $_{\mathrm{s}}$ | Positive Supply Voltage. |
| 3 | Z1 | Summing Node Noninverting Input. |
| 4 | OUT | Product. |
| 5 | - V $_{\mathrm{s}}$ | Negative Supply Voltage. |
| 6 | X1 | X Multiplicand Noninverting Input. |
| 7 | X2 | X Multiplicand Inverting Input. |
| 8 | Z2 | Summing Node Inverting Input. |
| 9 | Vos | Offset Voltage Adjustment. |
| 10 | Y2 | Y Multiplicand Inverting Input. |

Table 4. Pin Function Descriptions, 14-Lead SBDIP

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | Z1 | Summing Node Noninverting Input. |
| 2 | OUT | Product. |
| 3 | - V $_{\text {s }}$ | Negative Supply Voltage. |
| $4,5,6,8$ | NC | No Connection. Do not connect to <br> this pin. <br> 7 |
| 9 | X1 | X Multiplicand Noninverting Input. |
| 9 | X2 | X Multiplicand Noninverting Input. |
| 10 | Z2 | Summing Node Inverting Input. |
| 11 | Vos | Offset Voltage Adjustment. |
| 12 | Y2 | Y Multiplicand Inverting Input. |
| 13 | Y1 | Y Multiplicand Noninverting Input. |
| 14 | $+V_{\text {s }}$ | Positive Supply Voltage. |

## TYPICAL PERFORMANCE CHARACTERISTICS

Typical @ $25^{\circ} \mathrm{C}$ with $\pm \mathrm{V}_{\mathrm{s}}=15 \mathrm{~V}$.


Figure 4. AC Feedthrough vs. Frequency


Figure 5. Frequency Response as a Multiplier


Figure 6. Frequency Response vs. Divider Denominator Input Voltage

## OPERATION AS A MULTIPLIER

Figure 7 shows the basic connection for multiplication. Note that the circuit meets all specifications without trimming.


Figure 7. Basic Multiplier Connection
When needed, the user can reduce ac feedthrough to a minimum (as in a suppressed carrier modulator) by applying an external trim voltage ( $\pm 30 \mathrm{mV}$ range required) to the X or Y input. Figure 4 shows the typical ac feedthrough with this adjustment mode. Note that the feedthrough of the Y input is a factor of 10 lower than that of the X input and is to be used for applications where null suppression is critical.

The $\mathrm{Z}_{2}$ terminal of the AD632 can be used to sum an additional signal into the output. In this mode, the output amplifier behaves as a voltage follower with a 1 MHz small signal bandwidth and a $20 \mathrm{~V} / \mu \mathrm{s}$ slew rate. Always reference this terminal to the ground point of the driven system, particularly if this is remote. Likewise, reference the differential inputs to their respective signal common potentials to realize the full accuracy of the AD632.

A much lower scaling voltage can be achieved without any reduction of input signal range using a feedback attenuator, as shown in Figure 8. In this example, the scale is such that Vout $=\mathrm{XY}$, so that the circuit can exhibit a maximum gain of 10 . This connection results in a reduction of bandwidth to about 80 kHz without the peaking capacitor, $\mathrm{C}_{\mathrm{F}}$. In addition, the output offset voltage is increased by a factor of 10 making external adjustments necessary in some applications.
Feedback attenuation also retains the capability for adding a signal to the output. Signals can be applied to the Z terminal, where they are amplified by -10 , or to the common ground connection where they are amplified by -1 . Input signals can also be applied to the lower end of the $2.7 \mathrm{k} \Omega$ resistor, giving a gain of +9 .


Figure 8. Connections for Scale Factor of Unity

## Data Sheet

## OPERATION AS A DIVIDER

Figure 9 shows the connection required for division. Unlike earlier products, the AD632 provides differential operation on both the numerator and the denominator, allowing the ratio of two floating variables to be generated. Further flexibility results from access to a high impedance summing input to $Y_{1}$. As with all dividers based on the use of a multiplier in a feedback loop, the bandwidth is proportional to the denominator magnitude, as shown in Figure 6.

The accuracy of the AD632 B-model is sufficient to maintain a $1 \%$ error over a 10 V to 1 V denominator range.


Figure 9. Basic Divider Connection

## OUTLINE DIMENSIONS



## CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS

 (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FORFigure 10. 14-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP] (D-14)
Dimensions shown in inches and (millimeters)


DIMENSIONS PER JEDEC STANDARDS MO-006-AF
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 11. 10-Pin Metal Header Package [TO-100] (H-10)
Dimensions shown in inches and (millimeters)

## ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| AD632AD | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP] | D-14 |
| AD632ADZ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP] | D-14 |
| AD632AHZ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 10-Pin Metal Header Package [TO-100] | $\mathrm{H}-10$ |
| AD632BD | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP] | D-14 |
| AD632BDZ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP] | D-14 |
| AD632BHZ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 10-Pin Metal Header Package [TO-100] | $\mathrm{H}-10$ |
| AD632SD | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP] | D-14 |
| AD632SH | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Pin Metal Header Package [TO-100] | $\mathrm{H}-10$ |
| AD632SH/883B | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Pin Metal Header Package [TO-100] | $\mathrm{H}-10$ |
| AD632TD | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP] | D-14 |
| AD632TD/883B | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP] | D-14 |
| AD632TH | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Pin Metal Header Package [TO-100] | H-10 |
| AD632TH $/ 883 \mathrm{~B}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Pin Metal Header Package [TO-100] | $\mathrm{H}-10$ |

[^0]
## NOTES


[^0]:    ${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.

