## FEATURES

Low input voltage range: 1.4 V to 3.6 V
Load switch
Low RDS ${ }_{\text {on } \_ \text {of }} 65 \mathrm{~m} \Omega$ at 3.6 V
500 mA continuous operating current
4 SPST normally open signal switches
RDS ${ }_{\text {on_s }}$ of $\mathbf{3 \Omega}$ at 1.8 V
Internal charge pump for constant signal switch RDSon
Output discharge resistance (Rois): $\mathbf{2 1 5 \Omega}$ at the output side of the load switch and each analog signal switch output
Built-in level shift for control logic that can operate by a 1.2 V logic
Ultralow shutdown current: $0.7 \mu \mathrm{~A}$
Ultrasmall $1.2 \mathrm{~mm} \times 1.6 \mathrm{~mm} \times 0.5 \mathrm{~mm}$, 12-ball,
0.4 mm pitch WLCSP

## APPLICATIONS

Mobile phones
SIM card disconnect switches
Digital cameras and audio devices
Portable and battery-powered equipment

FUNCTIONAL BLOCK DIAGRAM


Figure 1.

## GENERAL DESCRIPTION

The ADP1190A is an integrated high-side load switch with four signal switches designed for operation from 1.4 V to 3.6 V . This load switch provides power domain isolation for extended power battery life. The load switch is a low on-resistance P-channel MOSFET that supports up to 500 mA of continuous load current and minimizes power loss. Integrated with the load switch are four normally open, $3 \Omega$ single pole, single throw (SPST) signal switches controlled by the charge pump.

## TABLE OF CONTENTS

Features ..... 1
Applications .....  1
Functional Block Diagram .....  1
General Description .....  1
Revision History ..... 2
Specifications ..... 3
Absolute Maximum Ratings ..... 4
Thermal Data ..... 4
Thermal Resistance ..... 4
ESD Caution. ..... 4
Pin Configuration and Function Descriptions ..... 5
Typical Performance Characteristics .....  6
Theory of Operation .....  9
Outline Dimensions ..... 11
Ordering Guide ..... 11

## REVISION HISTORY

9/13-Revision 0: Initial Version

ADP1190A

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{IN}}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=\mathrm{V}_{\mathrm{IN}}, \mathrm{I}_{\mathrm{LOAD}}=200 \mathrm{~mA}, \mathrm{C}_{\mathrm{IN}}=\mathrm{Cout}=1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 1.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT VOLTAGE RANGE | $\mathrm{V}_{\text {IN }}$ | $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 1.4 |  | 3.6 | V |
| $\overline{\mathrm{EN}}$ INPUT <br> $\overline{\mathrm{EN}}$ Input Threshold <br> Logic High Voltage Logic Low Voltage | $V_{\text {En_th }}$ <br> $\mathrm{V}_{\mathrm{IH}}$ <br> VIL | $\begin{aligned} & 1.4 \mathrm{~V}<\mathrm{V}_{\mathbb{N}}<1.8 \mathrm{~V}, \mathrm{~T}_{J}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \text { (active low) } \\ & 1.8 \mathrm{~V} \leq \mathrm{V}_{\mathbb{N}} \leq 3.6 \mathrm{~V}, \mathrm{~T}_{J}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \text { (active low) } \\ & 1.4 \mathrm{~V} \leq \mathrm{V}_{\mathbb{N}} \leq 3.6 \mathrm{~V} \\ & 1.4 \mathrm{~V} \leq \mathrm{V}_{\mathbb{N}} \leq 3.6 \mathrm{~V} \text { (chip enable) } \end{aligned}$ | $\begin{aligned} & 0.35 \\ & 0.45 \\ & 1.2 \end{aligned}$ |  | $\begin{aligned} & 1.2 \\ & 1.2 \\ & \\ & 0.35 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| CURRENT <br> Shutdown Current <br> Analog Switch Off Current | Ioff <br> $I_{\text {A_OFF }}$ | $\begin{aligned} & \overline{\mathrm{EN}}=\mathrm{V}_{\mathbb{I N}} \text { or open } \\ & \overline{\mathrm{EN}}=\mathrm{V}_{\text {IN }} \text { or open, } \mathrm{T}_{J}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \text { Into } \mathrm{S} 1, \overline{\mathrm{EN}}=\mathrm{V}_{\mathbb{I N}} \end{aligned}$ |  | $\begin{aligned} & 0.7 \\ & 0.2 \end{aligned}$ | 2 | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| LOAD SWITCH, $\mathrm{V}_{\text {IN }}$ TO V ${ }_{\text {out }}$ RESISTANCE | RDSon_L | $\begin{aligned} & \mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=200 \mathrm{~mA}, \overline{\mathrm{EN}}=\mathrm{GND} \\ & \mathrm{~V}_{\text {IN }}=2.5 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=200 \mathrm{~mA}, \overline{\mathrm{EN}}=\mathrm{GND} \\ & \mathrm{~V}_{\text {IN }}=1.8 \mathrm{~V}, \mathrm{I}_{\mathrm{LOAD}}=200 \mathrm{~mA}, \overline{\mathrm{EN}}=\mathrm{GND}, \mathrm{~T}_{J}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & \hline 65 \\ & 80 \\ & 100 \end{aligned}$ | $200$ | $\begin{aligned} & \mathrm{m} \Omega \\ & \mathrm{~m} \Omega \\ & \mathrm{~m} \Omega \end{aligned}$ |
| SIGNAL SWITCH RESISTANCE <br> RDS Flatness | RDSon_s | Maximum value of analog input sweep $\begin{aligned} & \mathrm{V}_{\mathbb{I}}=3.6 \mathrm{~V}, \mathrm{I}_{\mathrm{LOAD}}=10 \mathrm{~mA}, \overline{\mathrm{EN}}=\mathrm{GND} \\ & \mathrm{~V}_{\mathbb{I}}=2.5 \mathrm{~V}, \mathrm{I}_{\mathrm{LOAD}}=10 \mathrm{~mA}, \overline{\mathrm{EN}}=\mathrm{GND} \\ & \mathrm{~V}_{\mathbb{I}}=1.8 \mathrm{~V}, \mathrm{I}_{\mathrm{LOAD}}=10 \mathrm{~mA}, \overline{\mathrm{EN}}=\mathrm{GND} \\ & \mathrm{~V}_{\mathbb{I}}=3.6 \mathrm{~V}, \mathrm{I}_{\mathrm{LOAD}}=10 \mathrm{~mA}, \overline{\mathrm{EN}}=\mathrm{GND} \\ & \mathrm{~V}_{\mathbb{N}}=1.8 \mathrm{~V}, \mathrm{I}_{\mathrm{LOAD}}=10 \mathrm{~mA}, \overline{\mathrm{EN}}=\mathrm{GND} \end{aligned}$ |  | $\begin{aligned} & 3 \\ & 3 \\ & 3 \\ & 0.2 \\ & 0.2 \end{aligned}$ |  | $\begin{aligned} & \Omega \\ & \Omega \\ & \Omega \\ & \Omega \\ & \Omega \end{aligned}$ |
| SIGNAL SWITCH INPUT CAPACITANCE | $\mathrm{C}_{\text {IN }}$ |  |  | 10 |  | pF |
| OUTPUT DISCHARGE RESISTANCE | Rols | At the output side of the load switch and each analog signal switch output, T1, T2, T3, and T4 |  | 215 |  | $\Omega$ |
| -3 dB BANDWIDTH | BW-3 dB | $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}, \mathrm{R}_{\text {LOAD }}=50 \Omega, \mathrm{C}_{\text {LOAD }}=5 \mathrm{pF}$ |  | 50 |  | MHz |
| Vout TIME Turn-On Delay Time Turn-Off Delay Time | ton_dy <br> toff_DIY | $\begin{aligned} & I_{L O A D}=200 \mathrm{~mA}, \overline{\mathrm{EN}}=\mathrm{GND}, \mathrm{C}_{\mathrm{LOAD}}=0.1 \mu \mathrm{~F} \\ & \mathrm{~V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{I}_{\mathrm{LOAD}}=200 \mathrm{~mA}, \overline{\mathrm{EN}}=1.5 \mathrm{~V}, \mathrm{C}_{\text {LOAD }}=0.1 \mu \mathrm{~F} \end{aligned}$ |  |  |  | $\begin{aligned} & \mathrm{ms} \\ & \mu \mathrm{~s} \end{aligned}$ |

## Timing Diagram



Figure 2. Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{IN}}$ to GND | -0.3 V to +4.0 V |
| Vout to GND | -0.3 V to VIN |
| Sx to GND | -0.3 V to +4.0 V |
| Tx to GND | -0.3 V to +4.0 V |
| $\overline{\mathrm{EN}}$ to GND | -0.3 V to +4.0 V |
| Continuous Load Switch Current |  |
| $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\pm 1 \mathrm{~A}$ |
| $\mathrm{~T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ | $\pm 500 \mathrm{~mA}$ |
| Continuous Diode Current | -50 mA |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Operating Temperature Range |  |
| $\quad$ Junction Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\quad$ Ambient Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Soldering Conditions | $\mathrm{JEDEC} \mathrm{J}-\mathrm{STD}-020$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL DATA

Absolute maximum ratings apply individually only, not in combination. The ADP1190A can be damaged when the junction temperature limits are exceeded. Monitoring ambient temperature does not guarantee that the junction temperature $\left(\mathrm{T}_{\mathrm{J}}\right)$ is within the specified temperature limits. In applications with high power dissipation and poor thermal resistance, the maximum ambient temperature may need to be derated.
In applications with moderate power dissipation and low PCB thermal resistance, the maximum ambient temperature can exceed the maximum limit as long as the junction temperature is within specification limits. The $\mathrm{T}_{\mathrm{J}}$ of the device is dependent on the ambient temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$, the power dissipation of the device ( $\mathrm{P}_{\mathrm{D}}$ ), and the junction-to-ambient thermal resistance of the package $\left(\theta_{\text {IA }}\right)$.
Maximum $T_{J}$ is calculated from $T_{A}$ and $P_{D}$ using the formula

$$
T_{J}=T_{A}+\left(P_{D} \times \theta_{I A}\right)
$$

The junction-to-ambient thermal resistance $\left(\theta_{\mathrm{IA}}\right)$ of the package is based on modeling and calculation using a 4 -layer board. The junction-to-ambient thermal resistance is highly dependent on the application and board layout. In applications where high maximum power dissipation exists, close attention to thermal board design is required. The value of $\theta_{J A}$ can vary, depending on PCB material, layout, and environmental conditions. The specified value of $\theta_{\mathrm{JA}}$ is based on a 4 -layer, 4 inch $\times 3$ inch circuit board. See JESD51-7 and JESD51-9 for detailed information on the board construction. For additional information, see the AN-617 Application Note, Wafer Level Chip Scale Package.
$\Psi_{\text {IB }}$ is the junction-to-board thermal characterization parameter with units of ${ }^{\circ} \mathrm{C} / \mathrm{W} . \Psi_{J B}$ of the package is based on modeling and calculation using a 4-layer board. JESD51-12, Guidelines for Reporting and Using Electronic Package Thermal Information, states that thermal characterization parameters are not the same as thermal resistances. $\Psi_{\text {Iв }}$ measures the component power flowing through multiple thermal paths rather than through a single path as in thermal resistance $\left(\theta_{\text {IB }}\right)$. Therefore, $\Psi_{\text {JB }}$ thermal paths include convection from the top of the package as well as radiation from the package, factors that make $\Psi_{\text {Јв }}$ more useful in real-world applications. Maximum $\mathrm{T}_{\mathrm{J}}$ is calculated from the board temperature $\left(\mathrm{T}_{\mathrm{B}}\right)$ and $\mathrm{P}_{\mathrm{D}}$ using the formula

$$
T_{J}=T_{B}+\left(P_{D} \times \Psi_{J B}\right)
$$

See JESD51-8 and JESD51-12 for more detailed information about $\Psi_{\text {JB }}$.

## THERMAL RESISTANCE

$\theta_{\text {JA }}$ and $\Psi_{\text {JB }}$ are specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 3. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | $\boldsymbol{\Psi}_{\text {Jв }}$ | Unit |
| :--- | :--- | :--- | :--- |
| 12-Ball WLCSP | 130 | 29.2 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 3. Pin Configuration

Table 4. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| A1 | GND | Ground. |
| B1 | EN | Enable Input, Active Low. |
| C1 | IN | Input Voltage. |
| D1 | OUT | Load Switch Output Voltage. |
| A2 | T1 | Channel 1 Analog Switch. Connect Pin A2 to the SIM card socket (has active discharge). |
| B2 | T2 | Channel 2 Analog Switch. Connect Pin B2 to the SIM card socket (has active discharge). |
| C2 | T3 | Channel 3 Analog Switch. Connect Pin C2 to the SIM card socket (has active discharge). |
| D2 | T4 | Channel 4 Analog Switch. Connect Pin D2 to the SIM card socket (has active discharge). |
| A3 | S1 | Channel 1 Analog Switch. Connect Pin A3 to the microcontroller. |
| B3 | S2 | Channel 2 Analog Switch. Connect Pin B3 to the microcontroller. |
| C3 | S3 | Channel 3 Analog Switch. Connect Pin C3 to the microcontroller. |
| D3 | S4 | Channel 4 Analog Switch. Connect Pin D3 to the microcontroller. |

## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{V}_{\mathrm{IN}}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=\mathrm{V}_{\mathrm{IN}}, \mathrm{I}_{\mathrm{LOAD}}=200 \mathrm{~mA}, \mathrm{C}_{\mathrm{IN}}=\mathrm{Cout}=1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.


Figure 4. Load Switch RDSon vs. Input Voltage ( $V_{I N}$ ) for Different Load Currents


Figure 5. Load Switch RDSon vs. Temperature for Different Load Currents, $V_{\text {IN }}=1.8 \mathrm{~V}$


Figure 6. Load Switch RDSon vs. Temperature for Different Load Currents, $V_{I N}=3.6 \mathrm{~V}$


Figure 7. Load Switch Voltage Drop vs. Load Current (ILOAD) for Different Input Voltages


Figure 8. Signal Switch RDSon vs. Signal Switch Voltage, Different Input Voltages


Figure 9. Signal Switch RDSon vs. Signal Switch Voltage for Various Temperatures, $V_{I N}=1.4 \mathrm{~V}$


Figure 10. Signal Switch RDSon vs. Signal Switch Voltage for Various Temperatures, $V_{I N}=1.8 \mathrm{~V}$


Figure 11. Signal Switch RDSon vs. Signal Switch Voltage for Various Temperatures, $V_{I N}=3.6 \mathrm{~V}$


Figure 12. Ground Current vs. Input Voltage ( $V_{I N}$ ) for Different Load Currents


Figure 13. Ground Current vs. Temperature for Different Load Currents, $V_{I N}=1.8 \mathrm{~V}$


Figure 14. Ground Current vs. Temperature for Different Load Currents, $V_{I N}=3.6 \mathrm{~V}$


Figure 15. No Load Ground Current vs. Input Voltage (VIN) for Various Temperatures


Figure 16. Shutdown Current vs. Temperature for Different Input Voltages


Figure 17. Typical Turn-On Delay Time, $V_{I N}=1.8 \mathrm{~V}, 50 \mathrm{~mA}$ Load

Figure 18. Typical Turn-On Delay Time, $V_{I N}=3.6 \mathrm{~V}, 100 \mathrm{~mA}$ Load



Figure 19. Enable Debounce Behavior, $V_{I N}=1.8 \mathrm{~V}$


Figure 20. Enable Debounce Behavior, $V_{I N}=3.6 \mathrm{~V}$

## THEORY OF OPERATION

The ADP1190A is a high-side load switch integrated with four signal switches. The load switch and signal switches are turned on by a low signal on the $\overline{\mathrm{EN}}$ pin. When the device is disabled, the T1 to T4 pins are actively pulled down with a nominal resistance of $215 \Omega$. There is a 5 ms debounce counter on $\overline{\mathrm{EN}}$ for use with a mechanical $\overline{\mathrm{EN}}$ switch. That is, hold $\overline{\mathrm{EN}}$ low for 5 ms before the device is enabled. If $\overline{\mathrm{EN}}$ transitions high before this timeout, the counter is reset and starts a new 5 ms count.

The signal paths are N-channel MOSFETs with $3 \Omega$ on resistance. Break-before-make logic control ensures that the active pull-down is off before the signal path is enabled.
The ADP1190A also has an internal charge pump that provides a regulated voltage at the gates of the N -channel MOSFETs, resulting in a more stable signal switch on resistance over different input voltages and temperature.


Figure 21. Block Diagram with ESD Protection Devices


Figure 22. Typical Application Diagram


Figure 23. Bandwidth Measurement Setup

## Data Sheet

## OUTLINE DIMENSIONS



02-22-2013-A
Figure 24. 12-Ball Wafer Level Chip Scale Package [WLCSP] (CB-12-10)
Dimensions shown in millimeters

ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option | Branding |
| :--- | :--- | :--- | :--- | :--- |
| ADP1190AACBZ-R7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 12 -Ball Wafer Level Chip Scale Package [WLCSP] | CB-12-10 | LNW |

[^0]
## NOTES


[^0]:    ${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.

