## Data Sheet

## FEATURES

Low input voltage range: 1.4 V to 3.6 V
Power switch: low RDSon of $60 \mathrm{~m} \Omega$ at 3.6 V , with active discharge
4 normally open SPST signal switches: RDSon of $2 \Omega$ at 1.8 V with active pull-down on one side
500 mA continuous operating current
Built-in level shift for control logic that can be operated by 1.2 V logic
Ultralow shutdown current: <0.7 $\mu \mathrm{A}$
Ultrasmall $1.2 \mathrm{~mm} \times 1.6 \mathrm{~mm} \times \mathbf{0 . 5} \mathrm{mm}$, 12-ball, $\mathbf{0 . 4} \mathbf{~ m m}$ pitch WLCSP

## APPLICATIONS

## Mobile phones

SIM card disconnect switches
Digital cameras and audio devices
Portable and battery-powered equipment


Figure 1.

Aside from its excellent operating performance, the ADP1190 occupies minimal printed circuit board (PCB) space with an area less than $1.92 \mathrm{~mm}^{2}$ and a height of 0.50 mm . The ADP1190 is available in an ultrasmall $1.2 \mathrm{~mm} \times 1.6 \mathrm{~mm}, 12$-ball, 0.4 mm pitch WLCSP.

Rev. 0

## TABLE OF CONTENTS

Features ........................................................................................ 1
Applications................................................................................. 1
Functional Block Diagram .......................................................... 1
General Description ................................................................................. 1
Revision History .......................................................................... 2
Specifications................................................................................ 3
Timing Diagram ...................................................................... 3
Absolute Maximum Ratings........................................................ 4
Thermal Data ........................................................................... 4
Thermal Resistance .....  4
ESD Caution .....  4
Pin Configuration and Function Descriptions .....  5
Typical Performance Characteristics .....  6
Theory of Operation .....  9
Application Block Diagram ..... 10
Outline Dimensions ..... 11
Ordering Guide ..... 11

## REVISION HISTORY

4/13-Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{IN}}=1.8 \mathrm{~V}, \mathrm{~V}_{\text {EN }}=\mathrm{V}_{\mathrm{IN}}, \mathrm{I}_{\text {LOAD }}=200 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 1.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT VOLTAGE RANGE | $\mathrm{V}_{\text {IN }}$ | $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 1.4 |  | 3.6 | V |
| $\overline{\mathrm{EN}}$ INPUT <br> $\overline{\mathrm{EN}}$ Input Threshold <br> Logic High Voltage Logic Low Voltage $\overline{\mathrm{EN}}$ Input Pull-Up Resistance | $V_{\text {en_th }}$ <br> $\mathrm{V}_{\mathrm{IH}}$ <br> $\mathrm{V}_{\mathrm{IL}}$ <br> Ren | $\begin{aligned} & 1.4 \mathrm{~V}<\mathrm{V}_{\mathbb{I}}<1.8 \mathrm{~V}, \mathrm{~T}_{J}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \text { (active low) } \\ & 1.8 \mathrm{~V} \leq \mathrm{V}_{\mathbb{I}} \leq 3.6 \mathrm{~V}, \mathrm{~T}_{J}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \text { (active low) } \\ & 1.4 \mathrm{~V} \leq \mathrm{V}_{\mathbb{I}} \leq 3.6 \mathrm{~V} \\ & 1.4 \mathrm{~V} \leq \mathrm{V}_{\mathbb{N}} \leq 3.6 \mathrm{~V} \text { (chip enable) } \end{aligned}$ | $\begin{aligned} & 0.35 \\ & 0.45 \\ & 1.2 \end{aligned}$ | 4 | $\begin{aligned} & 1.2 \\ & 1.2 \\ & \\ & 0.35 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{M} \Omega \end{aligned}$ |
| CURRENT <br> Ground Current ${ }^{1}$ Shutdown Current <br> Analog Switch Off Current | IGnd loff $\mathrm{I}_{\mathrm{A} \text { _OFF }}$ | $\begin{aligned} & \text { OUT open, } \mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \overline{\mathrm{EN}}=\mathrm{V}_{\text {IN }} \text { or open } \\ & \overline{\mathrm{EN}}=\mathrm{V}_{\text {IN }} \text { or open, } \mathrm{T}_{J}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \text { Into } \mathrm{S} 1, \overline{\mathrm{EN}}=\mathrm{V}_{\text {IN }} \text { or open } \end{aligned}$ |  | 0.7 0.4 | $2$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| LOAD SWITCH Vin TO Vout RESISTANCE | RDSon | $\begin{aligned} & \mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=200 \mathrm{~mA}, \overline{\mathrm{EN}}=1.5 \mathrm{~V} \\ & \mathrm{~V}_{\text {IN }}=2.5 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=200 \mathrm{~mA}, \overline{\mathrm{EN}}=1.5 \mathrm{~V} \\ & \mathrm{~V}_{\text {IN }}=1.8 \mathrm{~V}, \mathrm{I}_{\mathrm{LOAD}}=200 \mathrm{~mA}, \overline{\mathrm{EN}}=1.5 \mathrm{~V}, \mathrm{~T}_{J}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |  | 60 <br> 80 <br> 100 |  | $\begin{aligned} & \mathrm{m} \Omega \\ & \mathrm{~m} \Omega \\ & \mathrm{~m} \Omega \\ & \hline \end{aligned}$ |
| SIGNAL SWITCH RESISTANCE <br> RDS Flatness | RDSon | Maximum value of analog input sweep $\begin{aligned} & \mathrm{V}_{\mathbb{N}}=3.6 \mathrm{~V}, \mathrm{I}_{\mathrm{LOAD}}=10 \mathrm{~mA}, \overline{\mathrm{EN}}=\mathrm{GND} \\ & \mathrm{~V}_{\mathbb{N}}=2.5 \mathrm{~V}, \mathrm{I}_{\mathrm{LOAD}}=10 \mathrm{~mA}, \overline{\mathrm{EN}}=\mathrm{GND} \\ & \mathrm{~V}_{\mathbb{N}}=1.8 \mathrm{~V}, \mathrm{I}_{\mathrm{LOAD}}=10 \mathrm{~mA}, \overline{\mathrm{EN}}=\mathrm{GND} \\ & \mathrm{~V}_{\mathbb{I}}=3.6 \mathrm{~V}, \mathrm{I}_{\mathrm{LOAD}}=10 \mathrm{~mA}, \overline{\mathrm{EN}}=\mathrm{GND} \\ & \mathrm{~V}_{\mathbb{N}}=1.8 \mathrm{~V}, \mathrm{I}_{\mathrm{LOAD}}=10 \mathrm{~mA}, \overline{\mathrm{EN}}=\mathrm{GND} \end{aligned}$ |  | $\begin{aligned} & 0.6 \\ & 1 \\ & 2.0 \\ & 0.5 \\ & 1 \end{aligned}$ |  | $\begin{aligned} & \Omega \\ & \Omega \\ & \Omega \\ & \Omega \\ & \Omega \end{aligned}$ |
| OUTPUT DISCHARGE RESISTANCE | R ${ }_{\text {DIS }}$ | On load switch output and each analog switch output, T1, T2, T3, and T4 |  | 215 |  | $\Omega$ |
| -3 dB BANDWIDTH | BW ${ }_{\text {3dB }}$ | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{R}_{\text {LOAD }}=50 \Omega, \mathrm{C}_{\text {LOAD }}=5 \mathrm{pF}$, see Figure 23 |  | 50 |  | MHz |
| Vout TIME Turn-On Delay Time Turn-Off Delay Time | ton diy <br> toff_DIY | $\begin{aligned} & I_{L O A D}=200 \mathrm{~mA}, \overline{\mathrm{EN}}=\mathrm{GND}, \mathrm{C}_{\mathrm{LOAD}}=0.1 \mu \mathrm{~F} \\ & \mathrm{~V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{I}_{\mathrm{LOAD}}=200 \mathrm{~mA}, \overline{\mathrm{EN}}=1.5 \mathrm{~V}, \mathrm{C}_{\mathrm{LOAD}}=0.1 \mu \mathrm{~F} \end{aligned}$ |  |  |  | $\begin{aligned} & \mathrm{ms} \\ & \mu \mathrm{~s} \end{aligned}$ |

${ }^{1}$ Ground current includes $\overline{\mathrm{EN}}$ pull-down current.

## TIMING DIAGRAM



Figure 2. Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
| :--- | :--- |
| IN to GND | -0.3 V to +4.0 V |
| OUT to GND | -0.3 V to V IN |
| Sx to GND | -0.3 V to +4.0 V |
| Tx to GND | -0.3 V to +4.0 V |
| $\overline{\mathrm{EN}}$ to GND | -0.3 V to +4.0 V |
| Continuous Load Switch Current |  |
| $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\pm 1 \mathrm{~A}$ |
| $\mathrm{~T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ | $\pm 500 \mathrm{~mA}$ |
| Continuous Diode Current | -50 mA |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $+150^{\circ} \mathrm{C}$ |
| Operating Junction Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Operating Ambient Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Soldering Conditions | JEDEC J-STD- 020 |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL DATA

Absolute maximum ratings apply individually only, not in combination. The ADP1190 can be damaged when the junction temperature limits are exceeded. Monitoring ambient temperature does not guarantee that $\mathrm{T}_{\mathrm{J}}$ is within the specified temperature limits. In applications with high power dissipation and poor thermal resistance, the maximum ambient temperature may need to be derated.

In applications with moderate power dissipation and low PCB thermal resistance, the maximum ambient temperature can exceed the maximum limit as long as the junction temperature is within specification limits. The junction temperature $\left(\mathrm{T}_{\mathrm{J}}\right)$ of the device is dependent on the ambient temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$, the power dissipation of the device $\left(\mathrm{P}_{\mathrm{D}}\right)$, and the junction-to-ambient thermal resistance of the package $\left(\theta_{\mathrm{JA}}\right)$.
Maximum junction temperature $\left(T_{\mathrm{J}}\right)$ is calculated from the ambient temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ and power dissipation $\left(\mathrm{P}_{\mathrm{D}}\right)$ using the formula

$$
T_{J}=T_{A}+\left(P_{D} \times \theta_{J A}\right)
$$

The junction-to-ambient thermal resistance $\left(\theta_{\text {IA }}\right)$ of the package is based on modeling and calculation using a 4 -layer board. The junction-to-ambient thermal resistance is highly dependent on the application and board layout. In applications where high maximum power dissipation exists, close attention to thermal board design is required. The value of $\theta_{J A}$ may vary, depending on PCB material, layout, and environmental conditions. The specified value of $\theta_{\mathrm{JA}}$ is based on a 4 -layer, $4 \mathrm{in} . \times 3 \mathrm{in}$. circuit board. See JESD51-7 and JESD51-9 for detailed information on the board construction. For additional information, see the AN-617 Application Note, Wafer Level Chip Scale Package, available at www.analog.com.
$\Psi_{\text {Jв }}$ is the junction-to-board thermal characterization parameter with units of ${ }^{\circ} \mathrm{C} / \mathrm{W} . \Psi_{J B}$ of the package is based on modeling and calculation using a 4-layer board. JESD51-12, Guidelines for Reporting and Using Electronic Package Thermal Information, states that thermal characterization parameters are not the same as thermal resistances. $\Psi_{\text {Jв }}$ measures the component power flowing through multiple thermal paths rather than through a single path as in thermal resistance, $\theta_{\mathrm{J} \text {. }}$. Therefore, $\Psi_{\mathrm{JB}}$ thermal paths include convection from the top of the package as well as radiation from the package, factors that make $\Psi_{J B}$ more useful in real-world applications. Maximum junction temperature $\left(\mathrm{T}_{\mathrm{J}}\right)$ is calculated from the board temperature $\left(\mathrm{T}_{\mathrm{B}}\right)$ and power dissipation $\left(\mathrm{P}_{\mathrm{D}}\right)$ using the formula

$$
T_{J}=T_{B}+\left(P_{D} \times \Psi_{J B}\right)
$$

See JESD51-8 and JESD51-12 for more detailed information about $\Psi_{\text {נв }}$.

## THERMAL RESISTANCE

$\theta_{\mathrm{JA}}$ and $\Psi_{\text {IB }}$ are specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 3. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | $\boldsymbol{\Psi}_{\mathrm{JB}}$ | Unit |
| :--- | :--- | :--- | :--- |
| 12-Ball WLCSP | 130 | 29.2 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

ADP1190
A

Figure 3. Pin Configuration

Table 4. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| A1 | GND | Ground. |
| B1 | EN | Enable Input, Active Low. |
| C1 | IN | Input Voltage. |
| D1 | OUT | Load Switch Output Voltage. |
| A2 | T1 | Channel 1 Analog Switch. Connect to the SIM card socket (has active discharge). |
| B2 | T2 | Channel 2 Analog Switch. Connect to the SIM card socket (has active discharge). |
| C2 | T3 | Channel 3 Analog Switch. Connect to the SIM card socket (has active discharge). |
| D2 | T4 | Channel 4 Analog Switch. Connect to the SIM card socket (has active discharge). |
| A3 | S1 | Channel 1 Analog Switch. Connect to the microcontroller. |
| B3 | S2 | Channel 2 Analog Switch. Connect to the microcontroller. |
| C3 | S3 | Channel 3 Analog Switch. Connect to the microcontroller. |
| D3 | S4 | Channel 4 Analog Switch. Connect to the microcontroller. |

## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{V}_{\text {IN }}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=\mathrm{V}_{\mathrm{IN}}, \mathrm{C}_{\mathrm{IN}}=\mathrm{C}_{\text {out }}=1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.


Figure 4. Load Switch RDSon vs. Input Voltage (VIN), Different Load Currents


Figure 5. Load Switch RDSon Vs. Temperature, Different Load Currents, $V_{I N}=1.8 \mathrm{~V}$


Figure 6. Load Switch RDSon vs. Temperature, Different Load Currents, $V_{I N}=3.6 \mathrm{~V}$


Figure 7. Load Switch Voltage Drop vs. Load Current, Different Input Voltages


Figure 8. Ground Current vs. Input Voltage, Different Load Currents


Figure 9. Ground Current vs. Temperature, Different Load Currents, $V_{\text {IN }}=1.8 \mathrm{~V}$


Figure 10. Ground Current vs. Temperature, Different Load Currents, $V_{\text {IN }}=3.6 \mathrm{~V}$


Figure 11. Shutdown Current vs. Temperature, Different Input Voltages


Figure 12. No Load Ground Current vs. Input Voltage and Temperature


Figure 13. Signal Switch RDSon vs. Analog Switch Voltage


Figure 14. Signal Switch RDSon vs. Analog Switch Voltage and Temperature, $V_{I N}=1.4 \mathrm{~V}$


Figure 15. Signal Switch RDS ${ }_{\text {ON }}$ vs. Analog Switch Voltage and Temperature, $V_{\text {IN }}=1.8 \mathrm{~V}$


Figure 16. Signal Switch RDSon vs. Analog Switch Voltage and Temperature, $V_{\text {IN }}=3.6 \mathrm{~V}$


Figure 17. Typical Turn-On Delay Time, $V_{I N}=1.8 \mathrm{~V}, 50 \mathrm{~mA}$ Load


Figure 18. Typical Turn-On Delay Time, $V_{I N}=3.6$ V, 100 mA Load


Figure 19. Enable Debounce Behavior, $V_{I N}=1.8 \mathrm{~V}$


Figure 20. Enable Debounce Behavior, $V_{I N}=3.6 \mathrm{~V}$

## THEORY OF OPERATION

The ADP1190 is a high-side load switch integrated with four signal switches. The load switch and signal switches are turned on by a low signal on the $\overline{\mathrm{EN}}$ pin. A $4 \mathrm{M} \Omega$ pull-up resistor on this pin allows it to be driven by an open-collector or mechanical switch. When the part is disabled, the T1 to T4 pins are actively pulled down with a nominal resistance of $215 \Omega$. There is a 5 ms debounce counter on $\overline{\mathrm{EN}}$ for use with a mechanical $\overline{\mathrm{EN}}$ switch. That is, $\overline{\mathrm{EN}}$ must be held low for 5 ms before the part is enabled. If $\overline{\mathrm{EN}}$ transitions high before this timeout, the counter is reset and starts a new 5 ms count.

The signal path is controlled by a PMOS/NMOS transmission gate with an on resistance of $2 \Omega$. Break-before-make logic control ensures that the active pull-down is off before the signal path is enabled.
In addition to these features, the ADP1190 occupies minimal printed circuit board ( PCB ) space with an area less than $1.92 \mathrm{~mm}^{2}$ and a height of 0.50 mm . The ADP1190 is available in an ultrasmall $1.2 \mathrm{~mm} \times 1.6 \mathrm{~mm}, 12$-ball, 0.4 mm pitch WLCSP.


Figure 21. Block Diagram with ESD Protection Devices

## APPLICATION BLOCK DIAGRAM



Figure 22. Typical Application


Figure 23. Bandwidth Measurement Setup

## Data Sheet

## OUTLINE DIMENSIONS



02-22-2013-A
Figure 24. 12-Ball Wafer Level Chip Scale Package [WLCSP]
(CB-12-10)
Dimensions shown in millimeters
ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option | Branding |
| :--- | :--- | :--- | :--- | :--- |
| ADP1190ACBZ-R7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $12-$ Ball Wafer Level Chip Scale Package [WLCSP] | CB-12-10 | LNE |

[^0]
[^0]:    ${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.

