## feATURES

- $2 \mathrm{GHz}-3 \mathrm{~dB}$ Small Signal Bandwidth
- $300 \mathrm{MHz} \pm 0.1 \mathrm{~dB}$ Bandwidth
- $1.8 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ Output Noise
- 46.25 dBm Equivalent OIP3 at 140MHz
- 40.25 dBm Equivalent OIP3 Up to 300 MHz
- $-81 \mathrm{dBc} /-72 \mathrm{dBc}$ HD2/HD3 at $140 \mathrm{MHz}, 2 \mathrm{~V}_{\text {p-p }}$ Out

- $-74 \mathrm{dBc} /-67.5 \mathrm{dBc}$ HD2/HD3 at $300 \mathrm{MHz}, 2 \mathrm{~V}_{\text {P-p }}$ Out
- -72.5 dBc IM3 at 300 MHz , 2V ${ }_{\text {p-p }}$ Out Composite
- Programmable High Speed, Fast Recovery

Output Clamping

- DC-Coupled Signal Path
- Operates on Single 2.7V to 3.9V Supply
- Low Power: 150 mW on 3.6 V
- $2 \mathrm{~mm} \times 3 \mathrm{~mm} 10-$ Pin DFN Package


## APPLICATIONS

- Differential ADC Driver
- IF Sampling Receivers
- Impedance Transformer
- SAW Filter Interface
- CCD Buffer


## 2 GHz Low Noise Differential 16-Bit ADC Buffer

## DESCRIPTION

The LTC ${ }^{\oplus} 6416$ is a differential unity gain buffer designed to drive 16-bit ADCs with extremely low output noise and excellent linearity beyond 300MHz. Differential input impedance is $12 \mathrm{k} \Omega$, allowing $1: 4$ and $1: 8$ transformers to be used at the input to achieve additional system gain.

With no external biasing or gain setting components and a flow-through pinout, the LTC6416 is very easy to use. It can be DC-coupled and has a common mode output offset of -40 mV . If the input signals are AC-coupled, the LTC6416 input pins are internally biased to provide an output common mode voltage that is set by the voltage on the $V_{C M}$ pin.
In addition the LTC6416 has high speed, fast recovery clamping circuitry to limit output signal swing. Both the high and low clamp voltages are internally biased to allow maximum output swing but are also user programmable via the CLLO and CLHI pins.

Supply current is nominally 42 mA and the LTC6416 operates on supply voltages ranging from 2.7 V to 3.9 V .
The LTC6416 is packaged in a 10 -lead $3 \mathrm{~mm} \times 2 \mathrm{~mm}$ DFN package. Pinout is optimized for placement directly adjacent to Linear's high speed 12-, 14- and 16-bit ADCs. trademarks are the property of their respective owners.

## TYPICAL APPLICATION

LTC6416 Driving LTC2208 ADC - 140MHz IF


LTC6416 Driving LTC2208 ADC
with 1:8 Transformer $f_{\mathrm{fN}}=140 \mathrm{MHz}$, $\mathrm{f}_{\mathrm{S}}=130 \mathrm{MHz},-1 \mathrm{dBFS}, \mathrm{PGA}=1$

ABSOLUTE MAXIMUM RATINGS(Note 1)
Total Supply Voltage (V+ to GND)

$\qquad$Input Current (CLLO, CLHI, $\mathrm{V}_{\mathrm{CM}}, \mathrm{IN}^{+}, \mathrm{IN}^{-}$)........... $\pm 10 \mathrm{~mA}$Output Current (0UT ${ }^{+}$, OUT $^{-}$) ........................... $\pm 22.5 \mathrm{~mA}$Operating Temperature Range (Note 2).... $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$Specified Temperature Range (Note 3) .... $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$Storage Temperature Range.................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$Junction Temperature ........................................... $150^{\circ} \mathrm{C}$

## pIn CONFIGURATIOn



DDB PACKAGE
10-LEAD ( $3 \mathrm{~mm} \times 2 \mathrm{~mm}$ ) PLASTIC DFN
$T_{J M A X}=150^{\circ} \mathrm{C}, \theta_{\mathrm{JA}}=76^{\circ} \mathrm{C} / \mathrm{W}, \theta_{\mathrm{JC}}=13.5^{\circ} \mathrm{C} / \mathrm{W}$
EXPOSED PAD (PIN 11) IS GND, MUST BE SOLDERED TO PCB

## ORDER INFORMATION

Lead Free Finish

| TAPE AND REEL (MINI) | TAPE AND REEL | PART MARKING* | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LTC6416CDDB\#TRMPBF | LTC6416CDDB\#TRPBF | LDDY | 10 -Lead $(3 \mathrm{~mm} \times 2 \mathrm{~mm})$ Plastic DFN | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC6416IDDB\#TRMPBF | LTC6416IDDB\#TRPBF | LDDY | $10-$ Lead $(3 \mathrm{~mm} \times 2 \mathrm{~mm})$ Plastic DFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

TRM $=500$ pieces. ${ }^{*}$ Temperature grades are identified by a label on the shipping container.
Consult LTC Marketing for parts specified with wider operating temperature ranges.
Consult LTC Marketing for information on lead based finish parts.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/
3.6V ELECTRICAL CHARACTERISTICS The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}^{+}=3.6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$, $\mathrm{No} \mathrm{R}_{\mathrm{LOAD}}, \mathrm{C}_{\text {LOAD }}=6 \mathrm{pF} . \mathrm{V}_{C M}=1.25 \mathrm{~V}$, $C L H I=\mathrm{V}^{+}$, CLLO $=0 \mathrm{~V}$ unless otherwise noted. $\mathrm{V}_{\text {INCM }}$ is defined as $\left(\mathrm{IN}^{+}+\mathrm{IN}^{-}\right) / 2 . \mathrm{V}_{0 \text { OTCM }}$ is defined as ( $\left.\mathrm{OUT}^{+}+\mathrm{OUT}^{-}\right) / 2 . \mathrm{V}_{\text {INDIFF }}$ is defined as ( $\mathrm{N}^{+}-\mathrm{IN}^{-}$). $\mathrm{V}_{\text {OUtdiff }}$ is defined as ( $\mathrm{OUT}^{+}-\mathrm{OUT}^{-}$). See DC test circuit schematic.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input/Output Characteristics |  |  |  |  |  |  |  |
| GDIFF | Differential Gain | $\mathrm{V}_{\text {INDIFF }}= \pm 1.2 \mathrm{~V}$ Differential | $\bullet$ | $\begin{aligned} & \hline-0.3 \\ & -0.4 \end{aligned}$ | -0.15 | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | dB dB |
| TCG ${ }_{\text {diFF }}$ | Differential Gain Temperature Coefficient |  | $\bullet$ |  | -0.00033 |  | $\mathrm{dB} /{ }^{\circ} \mathrm{C}$ |
| $V_{\text {SWINGDIFF }}$ | Differential Output Voltage Swing | $\mathrm{V}_{\text {OUTDIFF }} \mathrm{V}_{\text {INDIFF }}= \pm 2.3 \mathrm{~V}$ | $\bullet$ | $\begin{aligned} & 3.7 \\ & 3.3 \end{aligned}$ | 4.2 |  | $\begin{aligned} & V_{\text {P-P }} \\ & V_{P-P} \end{aligned}$ |
| $\mathrm{V}_{\text {SWINGMIN }}$ | Output Voltage Swing Low | Single-Ended Measurement of OUT + , OUT $^{-}$. $\mathrm{V}_{\text {INDIFF }}= \pm 2.3 \mathrm{~V}$ | $\bullet$ |  | 0.2 | $\begin{gathered} 0.3 \\ 0.35 \end{gathered}$ | V |
| $V_{\text {SWINGMAX }}$ | Output Voltage Swing High | Single-Ended Measurement of OUT+, OUT ${ }^{-}$. $V_{\text {INDIFF }}= \pm 2.3 \mathrm{~V}$ | $\bullet$ | $\begin{gathered} 2.15 \\ 2 \end{gathered}$ | 2.3 |  | V |
| IOUT | Output Current Drive | Single-Ended Measurement of OUT + , OUT ${ }^{-}$ | $\bullet$ | $\pm 20$ |  |  | mA |
| $\mathrm{V}_{\text {OS }}$ | Differential Input Offset Voltage | $\begin{aligned} & \text { IN }{ }^{+}=\mathrm{IN}^{-}=1.25 \mathrm{~V}, \mathrm{~V}_{\text {OS }}=\mathrm{V}_{\text {OUTDIFF }} / \\ & \mathrm{G}_{\text {DIFF }} \end{aligned}$ | $\bullet$ | $\begin{gathered} -5 \\ -10 \end{gathered}$ | -0.5 | $\begin{gathered} 5 \\ 10 \end{gathered}$ | mV mV |
| TCV ${ }_{\text {OS }}$ | Differential Input Offset Voltage Drift |  | $\bullet$ |  | 1 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| VIOCM | Common Mode Offset Voltage, Input to Output | V OUTCM - V InCM | $\bullet$ | $\begin{aligned} & -65 \\ & -75 \end{aligned}$ | -47 | $\begin{gathered} -15 \\ -5 \end{gathered}$ | mV mV |
| $6416 f$ |  |  |  |  |  |  |  |
| $2$ |  |  |  |  |  |  | $E A R$ |

### 3.6V ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full

 operating temperature range, otherwise specifications are at $T_{A}=25^{\circ} \mathrm{C} . \mathrm{V}^{+}=3.6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$, No $\mathrm{R}_{\mathrm{LOAD}}, \mathrm{C}_{\mathrm{LOAD}}=6 \mathrm{pF} . \mathrm{V}_{\mathrm{CM}}=1.25 \mathrm{~V}$, $C L H I=V^{+}$, CLLO $=0 \mathrm{~V}$ unless otherwise noted. $V_{\text {INCM }}$ is defined as $\left(\mathrm{IN}^{+}+\mathrm{IN}^{-}\right) / 2 . \mathrm{V}_{\text {OUTCM }}$ is defined as $\left(\right.$ OUT $^{+}+$OUT $\left.^{-}\right) / 2 . V_{\text {INDIFF }}$ is defined as $\left(\mathrm{IN}^{+}-\mathrm{IN}^{-}\right)$. $\mathrm{V}_{\text {OUtdiff }}$ is defined as $\left(\mathrm{OUT}^{+}-\mathrm{OUT}^{-}\right)$. See DC test circuit schematic.| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IVR $_{\text {MIN }}$ | Input Voltage Range, $\mathrm{IN}^{+}$, $\mathrm{IN}^{-}$ (Minimum) (Single-Ended) | Defined by Output Voltage Swing Test | $\bullet$ |  |  | 0.1 | V |
| $\mathrm{IVR}_{\text {MAX }}$ | Input Voltage Range $\mathrm{IN}^{+}$, $\mathrm{IN}^{-}$ (Maximum) (Single-Ended) | Defined by Output Voltage Swing Test | $\bullet$ | 2.4 |  |  | V |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current, $\mathrm{IN}^{+}$, $\mathrm{IN}^{-}$ | $\mathrm{IN}^{+}=\mathrm{IN}^{-}=1.25 \mathrm{~V}$ | $\bullet$ | -15 | -5 | 15 | $\mu \mathrm{A}$ |
| RINDIFF | Differential Input Resistance | $\mathrm{V}_{\text {INDIIFF }}= \pm 1.2 \mathrm{~V}$ | $\bullet$ | 9 | 12 | 15 | $\mathrm{k} \Omega$ |
| CINDIFF | Differential Input Capacitance |  |  |  | 1 |  | pF |
| RINCM | Input Common Mode Resistance | $\mathrm{IN}^{+}=\mathrm{IN}^{-}=0.65 \mathrm{~V}$ to 1.85 V |  |  | 6 |  | k $\Omega$ |
| CMRR | Common Mode Rejection Ratio | $\begin{aligned} & \text { IN }^{+}=\mathrm{IN}^{-}=0.65 \mathrm{~V} \text { to } 1.85 \mathrm{~V}, \\ & \text { CMRR }=\left(\mathrm{V}_{\text {OUTDIFF }} / \mathrm{G}_{\text {DIFF }} / 1.2 \mathrm{~V}\right) \end{aligned}$ | $\bullet$ | $\begin{aligned} & 63.5 \\ & 59.6 \end{aligned}$ | 83 |  | dB dB |
| $\mathrm{e}_{\mathrm{N}}$ | Input Noise Voltage Density | $\mathrm{f}=100 \mathrm{kHz}$ |  |  | 1.8 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{i}_{N}$ | Input Noise Current Density | $\mathrm{f}=100 \mathrm{kHz}$ |  |  | 6.5 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |

## Output Common Mode Voltage Control

| $\mathrm{G}_{\mathrm{CM}}$ | V ${ }_{\text {CM }}$ Pin Common Mode Gain | $\mathrm{V}_{\text {CM }}=0.65 \mathrm{~V}$ to 1.85 V | $\bullet$ | 0.9 | 0.96 | 1.05 | V/V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {InCMDEFAult }}$ | Default Input Common Mode Voltage | $\mathrm{V}_{\text {INCM }}$ I $\mathrm{IN}^{+}$, $\mathrm{IN}^{-}, \mathrm{V}_{\text {CM }}$ Pin Floating | $\bullet$ | 1.3 | 1.38 | 1.45 | V |
| $\mathrm{V}_{\text {OS }}\left(\mathrm{V}_{\text {CM }}-\mathrm{V}_{\text {INCM }}\right)$ | Offset Voltage, V $\mathrm{CM}^{\text {to }}$ V ${ }_{\text {INCM }}$ | $\mathrm{V}_{\text {CM }}-\mathrm{V}_{\text {INCM }}, \mathrm{V}_{\text {CM }}=1.25 \mathrm{~V}$ | $\bullet$ | -70 | -28 | 70 | mV |
| Voutcmdefault | Default Output Common Mode Voltage | Inputs Floating, $\mathrm{V}_{\text {CM }}$ Pin Floating | $\bullet$ | 1.25 | 1.34 | 1.45 | V |
| $\mathrm{V}_{\text {OS }}\left(\mathrm{V}_{\text {CM }}-\mathrm{V}_{\text {OUTCM }}\right)$ | Offset Voltage, $\mathrm{V}_{\text {CM }}$ to $\mathrm{V}_{\text {OUTCM }}$ | $\mathrm{V}_{\text {CM }}-\mathrm{V}_{\text {OUTCM }}, \mathrm{V}_{\text {CM }}=1.25 \mathrm{~V}$ | $\bullet$ | -60 | 15 | 60 | mV |
| $\mathrm{V}_{\text {OUtcminin }}$ | Output Common Mode Voltage Range (Minimum) | $\mathrm{V}_{\text {CM }}=0.1 \mathrm{~V}$ | $\bullet$ |  | 0.37 | $\begin{gathered} 0.5 \\ 0.55 \end{gathered}$ | V |
| VOUTCMMAX | Output Common Mode Voltage Range (Maximum) | $\mathrm{V}_{\text {CM }}=2.7 \mathrm{~V}$ | $\bullet$ | $\begin{gathered} 2.3 \\ 2.25 \end{gathered}$ | 2.46 |  | V |
| $\mathrm{V}_{\text {CMDEFAULT }}$ | $V_{\text {CM }}$ Pin Default Voltage |  | $\bullet$ | 1.325 | 1.36 | 1.425 | V |
| Rvcm | $\mathrm{V}_{\text {CM }}$ Pin Input Resistance |  | $\bullet$ | 2.5 | 3.8 | 5.1 | k $\Omega$ |
| Cvem | $V_{\text {CM }}$ Pin Input Capacitance |  |  |  | 1 |  | pF |
| $I_{\text {BVCM }}$ | $V_{\text {CM }}$ Pin Bias Current | $\mathrm{V}_{\mathrm{CM}}=1.25 \mathrm{~V}$ | $\bullet$ | -50 | -32 | 50 | $\mu \mathrm{A}$ |

## DC Clamping Characteristics

| $\mathrm{V}_{\text {CLHIIEFAuLT }}$ | Default Output Clamp Voltage, High |  | $\bullet$ | 2.3 | 2.45 | 2.6 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OS }}$ (CLHI - $\mathrm{V}_{\text {OUTCM }}$ ) | Offset Voltage, CLHI to V ${ }_{\text {OUTCM }}$ |  | $\bullet$ | -55 | 13 | 55 | mV |
| V CLLodefault | Default Output Clamp Voltage, Low |  | $\bullet$ | 0.125 | 0.265 | 0.425 | V |
| $\mathrm{V}_{\text {OS }}$ (CLLO - $\mathrm{V}_{\text {OUTCM }}$ ) | Offset Voltage, CLLO to V ${ }_{\text {OUTCM }}$ |  | $\bullet$ | -120 | -70 | 0 | mV |
| $\mathrm{R}_{\text {CLHI }}$ | CLHI Pin Input Resistance | $\mathrm{V}_{\text {CLHI }}=2.45 \mathrm{~V}$ | $\bullet$ | 3 | 4.1 | 5 | $\mathrm{k} \Omega$ |
| $\mathrm{IB}_{\text {CLHI }}$ | CLHI Pin Bias Current | $\mathrm{V}_{\text {CLHI }}=2.45 \mathrm{~V}$ | $\bullet$ | -25 | -1 | 25 | $\mu \mathrm{A}$ |
| RCLLO | CLLO Pin Input Resistance | $\mathrm{V}_{\text {CLLO }}=0.275 \mathrm{~V}$ | $\bullet$ | 1.5 | 2.3 | 3.2 | k $\Omega$ |
| IBCLLO | CLLO Pin Bias Current | $\mathrm{V}_{\text {CLLO }}=0.275 \mathrm{~V}$ | $\bullet$ | -25 | 4.5 | 25 | $\mu \mathrm{A}$ |

## Power Supply

| $V_{S}$ | Supply Voltage Range |  | $\bullet$ | 2.7 | 3.9 | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| $I_{S}$ | Supply Current |  | $\bullet$ | 33 | 42 | 51 |
|  |  |  |  | mA |  |  |
| PSRR | Power Supply Rejection Ratio | $V_{S}=2.7 \mathrm{~V}$ to 3.6 V | $\bullet$ | 57.5 | 80 |  |

3.3V ELECTRICAL CHARACTERISTICS The $\bullet$ denotes the specifications which apply vere the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}^{+}=3.3 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{No} \mathrm{R}_{\mathrm{LOAD}}, \mathrm{C}_{\mathrm{LOAD}}=6 \mathrm{pF} . \mathrm{V}_{\mathrm{CM}}=1.25 \mathrm{~V}$, CLHI $=\mathrm{V}^{+}$, CLLO $=0 \mathrm{~V}$ unless otherwise noted. $\mathrm{V}_{\text {INCM }}$ is defined as $\left(\mathrm{IN}^{+}+\mathrm{IN}^{-}\right) / 2 . \mathrm{V}_{\text {OUTCM }}$ is defined as ( $\left.\mathrm{OUT}^{+}+\mathrm{OUT}^{-}\right) / 2 . \mathrm{V}_{\text {INDIFF }}$ is defined as $\left(\mathrm{IN}^{+}-\mathrm{IN}^{-}\right)$. $\mathrm{V}_{\text {OUTDIFF }}$ is defined as ( OUT $^{+}$- OUT $^{-}$). See DC test circuit schematic.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Input/Output Characteristics

| $\mathrm{G}_{\text {difF }}$ | Differential Gain | $\mathrm{V}_{\text {INDIFF }}= \pm 1.2 \mathrm{~V}$ | $\bullet$ | $\begin{aligned} & \hline-0.3 \\ & -0.4 \end{aligned}$ | -0.15 | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | dB dB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\underline{\text { TCG }{ }_{\text {DIFF }}}$ | Differential Gain Temperature Coefficient |  | $\bullet$ |  | -0.00033 |  | dB/ ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {OUTDIFF }}$ | Differential Output Voltage Swing | $\mathrm{V}_{\text {INDIFF }}= \pm 2.3 \mathrm{~V}$ | $\bullet$ | $\begin{aligned} & 3.5 \\ & 3.2 \end{aligned}$ | 4 |  | $V_{\text {P-P }}$ $V_{\text {P-P }}$ |
| $V_{\text {OUTMIN }}$ | Output Voltage Swing Low | Single-Ended Measurement of OUT+, <br> OUT $^{-}$. $\mathrm{V}_{\text {INDIFF }}= \pm 2.3 \mathrm{~V}$ | $\bullet$ |  | 0.2 | $\begin{gathered} \hline 0.3 \\ 0.35 \end{gathered}$ | V |
| $V_{\text {OUTMAX }}$ | Output Voltage Swing High | Single-Ended Measurement of OUT+, OUT ${ }^{-}$. $\mathrm{V}_{\text {INDIFF }}= \pm 2.3 \mathrm{~V}$ | $\bullet$ | $\begin{aligned} & 2.05 \\ & 1.95 \end{aligned}$ | 2.2 |  | V |
| Iout | Output Current Drive (Note 4) | Single-Ended Measurement of OUT+, OUT ${ }^{-}$ | $\bullet$ | $\pm 20$ |  |  | mA |
| $V_{\text {OS }}$ | Differential Input Offset Voltage | $\begin{aligned} & \mathrm{IN}^{+}=\mathrm{IN}^{-}=1.25 \mathrm{~V}, \mathrm{~V}_{\text {OS }}=\mathrm{V}_{\text {OUTDIFF }} / \\ & \mathrm{G}_{\text {DIFF }} \end{aligned}$ | $\bullet$ | $\begin{gathered} \hline-5 \\ -10 \\ \hline \end{gathered}$ | -0.1 | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | mV mV |
| $\mathrm{TCV}_{\text {OS }}$ | Differential Input Offset Voltage Drift |  | $\bullet$ |  | 1 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| VIOCM | Common Mode Offset Voltage, Input to Output | V OUTCM - $\mathrm{V}_{\text {INCM }}$ | $\bullet$ | $\begin{aligned} & \hline-65 \\ & -75 \\ & \hline \end{aligned}$ | -40 | $\begin{gathered} \hline-15 \\ -5 \\ \hline \end{gathered}$ | mV mV |
| $\overline{I V R}_{\text {MIN }}$ | Input Voltage Range, $\mathrm{IN}^{+}, \mathrm{IN}^{-}$ (Minimum) (Single-Ended) | Defined by Output Voltage Swing Test | $\bullet$ |  |  | 0.1 | V |
| $\mathrm{IVR}_{\text {MAX }}$ | Input Voltage Range, $\mathrm{IN}^{+}$, $\mathrm{IN}^{-}$ (Maximum) (Single-Ended) | Defined by Output Voltage Swing Test | $\bullet$ | 2.4 |  |  | V |
| IB | Input Bias Current, IN ${ }^{+}$, $\mathrm{IN}^{-}$ | $\mathrm{IN}^{+}=\mathrm{IN}^{-}=1.25 \mathrm{~V}$ | $\bullet$ | -15 | -4 | 15 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {INDIFF }}$ | Differential Input Resistance | $\mathrm{V}_{\text {INDIFF }}= \pm 1.2 \mathrm{~V}$ | $\bullet$ | 9 | 12 | 15 | $\mathrm{k} \Omega$ |
| CINDIFF | Differential Input Capacitance |  |  |  | 1 |  | pF |
| R INCM | Input Common Mode Resistance | $\mathrm{IN}^{+}=\mathrm{IN}^{-}=0.65 \mathrm{~V}$ to 1.85 V |  |  | 6 |  | $\mathrm{k} \Omega$ |
| CMRR | Common Mode Rejection Ratio | $\left.\begin{array}{l} \text { IN+ }=\mathrm{IN}^{-}=0.65 \mathrm{~V} \text { to } 1.85 \mathrm{~V}=\Delta \mathrm{V}_{\text {INCM }}, \\ \text { CMRR }=\left(\mathrm{V}_{\text {OUTDIFF }} / \mathrm{G}_{\text {DIFF/ }} / \mathrm{IV}\right. \text { INCM } \end{array}\right)$ | $\bullet$ | $\begin{aligned} & 63.5 \\ & 59.6 \end{aligned}$ | 83 |  | dB dB |
| $\mathrm{e}_{N}$ | Input Noise Voltage Density | $\mathrm{f}=100 \mathrm{kHz}$ |  |  | 1.8 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{i}_{\mathrm{N}}$ | Input Noise Current Density | $\mathrm{f}=100 \mathrm{kHz}$ |  |  | 6.5 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |

Output Common Mode Voltage Control

| $\mathrm{G}_{\text {cm }}$ | $\mathrm{V}_{\text {CM }}$ Pin Common Mode Gain | $\mathrm{V}_{\text {CM }}=0.65 \mathrm{~V}$ to 1.85 V | $\bullet$ | 0.9 | 0.96 | 1.05 | V/V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {INCMDEFAULT }}$ | Default Input Common Mode Voltage | $\mathrm{V}_{\text {INCM }}$ I $\mathrm{IN}^{+}$, $\mathrm{IN}^{-}, \mathrm{V}_{\text {CM }}$ Pin Floating | $\bullet$ | 1.2 | 1.28 | 1.35 | V |
| $\mathrm{V}_{\text {OS }}\left(\mathrm{V}_{\text {CM }}-\mathrm{V}_{\text {INCM }}\right)$ | Offset Voltage, $\mathrm{V}_{\text {CM }}$ to $\mathrm{V}_{\text {INCM }}$ | $\mathrm{V}_{\text {CM }}-\mathrm{V}_{\text {INCM }}, \mathrm{V}_{\text {CM }}=1.25 \mathrm{~V}$ | $\bullet$ | -70 | -26 | 70 | mV |
| $\mathrm{V}_{\text {OUTCMDEFAULT }}$ | Default Output Common Mode Voltage | Inputs Floating, $\mathrm{V}_{\text {CM }}$ Pin Floating | $\bullet$ | 1.15 | 1.24 | 1.35 | V |
| $\mathrm{V}_{\text {OS }}\left(\mathrm{V}_{\text {CM }}-\mathrm{V}_{\text {OUTCM }}\right)$ | Offset Voltage, $\mathrm{V}_{\text {CM }}$ to $\mathrm{V}_{\text {OUTCM }}$ | $\mathrm{V}_{\text {CM }}-\mathrm{V}_{\text {OUTCM }}, \mathrm{V}_{\text {CM }}=1.25 \mathrm{~V}$ | $\bullet$ | -60 | 14 | 60 | mV |
| $\mathrm{V}_{\text {OUTCMMIN }}$ | Output Common Mode Voltage (Minimum) | $\mathrm{V}_{\text {CM }}=0.1 \mathrm{~V}$ | $\bullet$ |  | 0.34 | $\begin{gathered} 0.5 \\ 0.55 \end{gathered}$ | V |
| VOUTCMMAX | Output Common Mode Voltage (Maximum) | $\mathrm{V}_{\text {CM }}=2.4 \mathrm{~V}$ | $\bullet$ | $\begin{gathered} 2.05 \\ 2 \end{gathered}$ | 2.16 |  | V |
| $\mathrm{V}_{\text {CMDEFAULT }}$ | $V_{\text {CM }}$ Pin Default Voltage |  | $\bullet$ | 1.2 | 1.25 | 1.3 | V |
| RVCM | $V_{\text {CM }}$ Pin Input Resistance |  | $\bullet$ | 2.5 | 3.8 | 5.1 | $k \Omega$ |
| $\mathrm{C}_{\text {VCM }}$ | $V_{\text {CM }}$ Pin Input Capacitance |  |  |  | 1 |  | pF |
| I BVCM | $V_{\text {CM }}$ Pin Bias Current | $\mathrm{V}_{\mathrm{CM}}=1.25 \mathrm{~V}$ | $\bullet$ | -10 | 0.2 | 10 | $\mu \mathrm{A}$ |

3.3V ELECTRICAL CHARACT $\in$ IISTICS The e denotes the speciifations which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}^{+}=3.3 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{No} \mathrm{R}_{\mathrm{LOAD}}, \mathrm{C}_{\mathrm{LOAD}}=6 \mathrm{pF} . \mathrm{V}_{C M}=1.25 \mathrm{~V}$, CLHI $=\mathrm{V}^{+}$, CLLO $=0 \mathrm{~V}$ unless otherwise noted. $\mathrm{V}_{\text {INCM }}$ is defined as $\left(\mathrm{IN}^{+}+\mathrm{IN}^{-}\right) / 2 . \mathrm{V}_{\text {OUTCM }}$ is defined as ( $\left.\mathrm{OUT}^{+}+\mathrm{OUT}^{-}\right) / 2 . \mathrm{V}_{\text {INDIFF }}$ is defined as $\left(\mathrm{IN}^{+}-\mathrm{IN}^{-}\right)$. $\mathrm{V}_{\text {outdiff }}$ is defined as ( $\mathrm{OUT}^{+}-$OUT $^{-}$). See DC test circuit schematic.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC Clamping Characteristics |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {CLHIDEFAULT }}$ | Default Output Clamp Voltage, High |  | $\bullet$ | 2.1 | 2.23 | 2.4 | V |
| $\mathrm{V}_{\text {OS }}$ (CLHI - V ${ }_{\text {OUTCM }}$ ) | Offset Voltage, CLHI to V ${ }_{\text {Outcm }}$ |  | $\bullet$ | -55 | 4 | 55 | mV |
| $\mathrm{V}_{\text {CLLODEFAult }}$ | Default Output Clamp Voltage, Low |  | $\bullet$ | 0.1 | 0.25 | 0.4 | V |
| $\mathrm{V}_{\text {OS }}$ (CLLO - $\mathrm{V}_{\text {OUTCM }}$ ) | Offset Voltage, CLLO to V ${ }_{\text {OUTCM }}$ |  | $\bullet$ | -120 | -72 | 0 | mV |
| $\mathrm{R}_{\text {CLHI }}$ | CLHI Pin Input Resistance | $\mathrm{V}_{\text {CLHI }}=2.25 \mathrm{~V}$ | $\bullet$ | 3 | 4.1 | 5 | k $\Omega$ |
| $\mathrm{IB}_{\text {CLHI }}$ | CLHI Pin Bias Current | $\mathrm{V}_{\text {CLHI }}=2.25 \mathrm{~V}$ | $\bullet$ | -25 | -1 | 25 | $\mu \mathrm{A}$ |
| RCLLO | CLLO Pin Input Resistance | $\mathrm{V}_{\text {CLLO }}=0.25 \mathrm{~V}$ | $\bullet$ | 1.5 | 2.3 | 3.2 | $\mathrm{k} \Omega$ |
| IBCLLO | CLLO Pin Bias Current | $\mathrm{V}_{\text {CLLO }}=0.25 \mathrm{~V}$ | $\bullet$ | -25 | 3 | 25 | $\mu \mathrm{A}$ |

## Power Supply

| $V_{S}$ | Supply Voltage Range |  | $\bullet$ | 2.7 | 3.9 | V |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | ---: |
| $I_{S}$ | Supply Current |  | $\bullet$ | 33 | 42 | 51 | mA |
|  |  |  | $\bullet$ |  |  |  |  |
| PA |  |  |  |  |  |  |  |
| PSRR | Power Supply Rejection Ratio | V $_{\text {S }}=2.7 \mathrm{~V}$ to 3.6 V | $\bullet$ | 57.5 | 80 |  | dB |

AC ELECTRICAL CHARACTERISTICS The o denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}^{+}=3.3 \mathrm{~V}$ and 3.6 V unless otherwise noted, $\mathrm{GND}=\mathrm{OV}$, No R R LADD , $C_{\text {LOAD }}=6 \mathrm{pF} . \mathrm{V}_{\text {CM }}=1.25 \mathrm{~V}, \mathrm{CLHI}=V_{C C}, C L L O=0 \mathrm{~V}$ unless otherwise noted. $V_{\text {INCM }}$ is defined as $\left(\mathrm{IN}^{+}+\mathbb{N ^ { - } ) / 2 . V _ { 0 U T C M } \text { is defined as }}\right.$ $\left(\mathrm{OUT}^{+}+\mathrm{OUT}^{-}\right) / 2 . \mathrm{V}_{\text {INDIFF }}$ is defined as ( $\mathrm{IN}^{+}-\mathrm{IN}^{-}$). $\mathrm{V}_{\text {OUTDIFF }}$ is defined as ( $\mathrm{OUT}^{+}-$OUT $^{-}$). See DC test circuit schematic.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Differential AC Characteristics |  |  |  |  |  |  |
| -3dBBW | -3dB Bandwidth | 200mV P-P,OUT Differential |  | 2 |  | GHz |
| 0.1 dBBW | $\pm 0.1 \mathrm{~dB}$ Bandwidth | 200mV P-P,OUT Differential |  | 0.3 |  | GHz |
| 0.5 dBBW | $\pm 0.5 \mathrm{~dB}$ Bandwidth | 200mV P-P,OUT Differential |  | 1.4 |  | GHz |
| 1/f | 1/f Noise Corner |  |  | 25 |  | kHz |
| SR | Slew Rate | Differential |  | 3.4 |  | V/ns |
| $\mathrm{t}_{\text {1 } 1 \%}$ | 1\% Settling Time | 2VP-P,OUT |  | 1.8 |  | ns |
| Common Mode AC Characteristics ( $\mathrm{V}_{\text {CM }}$ Pin) |  |  |  |  |  |  |
| -3dBBWVCM | $\mathrm{V}_{\text {CM }}$ Pin Small Signal -3dB BW | $V_{C M}=0.1 V_{\text {P-p }}$, Measured Single-Ended at Output |  | 9 |  | MHz |
| $\underline{S R}$ | Common Mode Slew Rate | Measured Single-Ended at Output |  | 40 |  | $\mathrm{V} / \mathrm{\mu s}$ |
| AC Clamping Characteristics |  |  |  |  |  |  |
| $\mathrm{t}_{\text {OVDR }}$ | Overdrive Recovery Time | $1.9 \mathrm{~V}_{\text {P-P,0UT }}$ |  | 5 |  | ns |
| AC Linearity |  |  |  |  |  |  |
| 70MHz Signal |  |  |  |  |  |  |
| HD2 | Second Harmonic Distortion |  |  | $\begin{gathered} \hline-83.5 \\ -71 \\ -78.5 \\ -88.5 \end{gathered}$ |  | dBC dBC dBC dBC |

AC ELECTRICAL CHARACTERISTICS The e denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}^{+}=3.3 \mathrm{~V}$ and 3.6 V unless otherwise noted, $\mathrm{GND}=0 \mathrm{~V}$, No R R R 伿, $C_{L O A D}=6 p F V_{C M}=1.25 \mathrm{~V}, C L H I=V_{C C}, C L L O=O V$ unless otherwise noted. $V_{I N C M}$ is defined as $\left(I N^{+}+I N^{-}\right) / 2 . V_{\text {OUTCM }}$ is defined as $\left(\mathrm{OUT}^{+}+\mathrm{OUT}^{-}\right) / 2$. $\mathrm{V}_{\text {INDIFF }}$ is defined as $\left(\mathrm{IN}^{+}-\mathrm{IN}^{-}\right)$. $\mathrm{V}_{\text {OUTDIFF }}$ is defined as ( $\mathrm{OUT}^{+}-\mathrm{OUT}^{-}$). See DC test circuit schematic.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HD3 | Third Harmonic Distortion | $\begin{aligned} & \mathrm{V}^{+}=3.3 V, V_{C M}=1.05 \mathrm{~V}, V_{\text {OUTDIFF }}=2 V_{P-P} \\ & V^{+}=3.3 V, V_{C M}=1.25 \mathrm{~V}, V_{\text {OUTIIFF }}=2 V_{P-P} \\ & V^{+}=3.6 V, V_{C M}=1.05 V, V_{\text {OUTDIFF }}=2 V_{P-P} \\ & V^{+}=3.6 V, V_{C M}=1.25 V, V_{\text {OUTDIFF }}=2 V_{P-P} \end{aligned}$ |  | $\begin{gathered} \hline-73 \\ -60 \\ -94.5 \\ -83 \end{gathered}$ |  | dBC dBc dBc dBc |
| IM3 | Output Third Order Intermodulation Distortion | $\begin{aligned} & \mathrm{V}^{+}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {CM }}=1.05 \mathrm{~V}, \mathrm{~V}_{\text {OUTDIFF }}=2 \mathrm{~V}_{\text {P-P }} \\ & \mathrm{V}^{+}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.25 \mathrm{~V}, \mathrm{~V}_{\text {OUTDIFF }}=2 \mathrm{~V}_{\text {P-P }} \end{aligned}$ |  | $\begin{gathered} \hline-76.5 \\ -86 \end{gathered}$ |  | dBc dBC |
| OIP3 | Output Third Order Intercept (Equivalent) (Note 5) | $\begin{aligned} & \mathrm{V}^{+}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {CM }}=1.05 \mathrm{~V}, \mathrm{~V}_{\text {OUTDIFF }}=2 \mathrm{~V}_{\text {P-P }} \\ & \mathrm{V}^{+}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {CM }}=1.25 \mathrm{~V}, \mathrm{~V}_{\text {OUTDIFF }}=2 \mathrm{~V}_{\text {P-P }} \end{aligned}$ |  | $\begin{gathered} 42.25 \\ 47 \end{gathered}$ |  | $\begin{aligned} & \mathrm{dBm} \\ & \mathrm{dBm} \end{aligned}$ |
| P1dB | Output 1dB Compression Point (Equivalent) (Note 5) | $\mathrm{V}^{+}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {CM }}=1.25 \mathrm{~V}$ |  | 14.1 |  | dBm |

140MHz Signal

| HD2 | Second Harmonic Distortion | $\begin{aligned} & \mathrm{V}^{+}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {CM }}=1.05 \mathrm{~V}, \mathrm{~V}_{\text {OUTDIFF }}=2 \mathrm{~V}_{\text {P-P }} \\ & \mathrm{V}^{+}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {CM }}=1.25 \mathrm{~V}, \mathrm{~V}_{\text {OUTDIFF }}=2 \mathrm{VP}_{\text {P-P }} \\ & \mathrm{V}^{+}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.05 \mathrm{~V}, \mathrm{~V} \text { OUTDIFF }^{2} \mathrm{~V}_{\text {P-P }} \\ & \mathrm{V}^{+}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.25 \mathrm{~V}, \mathrm{~V}_{\text {OUTDIFF }}=2 \mathrm{~V}_{\text {P-P }} \end{aligned}$ |  | $\begin{gathered} -79.5 \\ -75.5 \\ -73 \\ -81 \end{gathered}$ |  | dBC dBc dBC dBc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HD3 | Third Harmonic Distortion | $\begin{aligned} & \mathrm{V}^{+}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {CM }}=1.05 \mathrm{~V}, \mathrm{~V}_{\text {OUTDIFF }}=2 \mathrm{~V}_{\text {P-P }} \\ & \mathrm{V}^{+}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {CM }}=1.25 \mathrm{~V}, \mathrm{~V}_{\text {OUTDIFF }}=2 \mathrm{VP}_{\text {P-P }} \\ & \mathrm{V}^{+}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.05 \mathrm{~V}, \mathrm{~V} \text { OUTDIFF }=2 \mathrm{VP}_{\text {P-P }} \\ & \mathrm{V}^{+}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.25 \mathrm{~V}, \mathrm{~V}_{\text {OUTDIFF }}=2 \mathrm{~V}_{\text {P-P }} \end{aligned}$ |  | $\begin{aligned} & -64 \\ & -55 \\ & -70 \\ & -72 \end{aligned}$ |  | dBC dBc dBC dBc |
| IM3 | Output Third Order Intermodulation Distortion | $\begin{aligned} & \mathrm{V}^{+}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {CM }}=1.05 \mathrm{~V}, \mathrm{~V}_{\text {OUTDIFF }}=2 \mathrm{~V}_{\text {P-P }} \\ & \mathrm{V}^{+}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.25 \mathrm{~V}, \mathrm{~V}_{\text {OUTDIFF }}=2 \mathrm{~V}_{\text {P-P }} \end{aligned}$ |  | $\begin{gathered} \hline-75 \\ -84.5 \end{gathered}$ |  | dBC dBC |
| OIP3 | Output Third Order Intercept (Equivalent) (Note 5) | $\begin{aligned} & \mathrm{V}^{+}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.05 \mathrm{~V}, \mathrm{~V}_{\text {OUTDIFF }}=2 \mathrm{~V}_{\text {P-P }} \\ & \mathrm{V}^{+}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.25 \mathrm{~V}, \mathrm{~V}_{\text {OUTDIFF }}=2 \mathrm{~V}_{\text {P-P }} \end{aligned}$ |  | $\begin{aligned} & 41.5 \\ & 46.25 \end{aligned}$ |  | dBm dBm |
| P1dB | Output 1dB Compression Point (Equivalent) (Note 5) | $\mathrm{V}^{+}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {CM }}=1.25 \mathrm{~V}$ |  | 14.1 |  | dBm |
| 300MHz Signal |  |  |  |  |  |  |
| HD2 | Second Harmonic Distortion | $\begin{aligned} & \mathrm{V}^{+}=3.3 V, V_{C M}=1.05 \mathrm{~V}, V_{\text {OUTDIFF }}=2 V_{P-P} \\ & V^{+}=3.3 V, V_{C M}=1.25 \mathrm{~V}, V_{\text {OUTDIFF }}=2 V_{P-P} \\ & V^{+}=3.6 V, V_{C M}=1.05 \mathrm{~V}, V_{\text {OUTDIFF }}=2 V_{P-P} \\ & V^{+}=3.6 V, V_{C M}=1.25 \mathrm{~V}, V_{\text {OUTDIFF }}=2 V_{P-P} \end{aligned}$ |  | $\begin{gathered} -75 \\ -65 \\ -69.5 \\ -74 \end{gathered}$ |  | dBC dBc dBC dBc |
| HD3 | Third Harmonic Distortion | $\begin{aligned} & \mathrm{V}^{+}=3.3 V, V_{C M}=1.05 \mathrm{~V}, V_{\text {OUTDIFF }}=2 V_{\text {P-P }} \\ & V^{+}=3.3 V, V_{C M}=1.25 \mathrm{~V}, V_{\text {OUTDIFF }}=2 V_{P-P} \\ & V^{+}=3.6 V, V_{C M}=1.05 V, V_{\text {OUTDIFF }}=2 V_{P-P} \\ & V^{+}=3.6 V, V_{C M}=1.25 V, V_{\text {OUTDIFF }}=2 V_{P-P} \end{aligned}$ |  | $\begin{gathered} -59 \\ -51.5 \\ -63 \\ -67.5 \end{gathered}$ |  | dBC dBc dBC dBc |
| IM3 | Output Third Order Intermodulation Distortion | $\begin{aligned} & \mathrm{V}^{+}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {CM }}=1.05 \mathrm{~V}, \mathrm{~V}_{\text {OUTDIFF }}=2 \mathrm{~V}_{\text {P-P }} \\ & \mathrm{V}^{+}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.25 \mathrm{~V}, \mathrm{~V}_{\text {OUTDIFF }}=2 \mathrm{~V}_{\text {P-P }} \end{aligned}$ |  | $\begin{aligned} & \hline-68.5 \\ & -72.5 \end{aligned}$ | -64 | dBC dBC |
| OIP3 | Output Third Order Intercept (Equivalent) (Note 5) | $\begin{aligned} & \mathrm{V}^{+}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {CM }}=1.05 \mathrm{~V}, \mathrm{~V}_{\text {OUTDIFF }}=2 \mathrm{~V}_{\text {P-P }} \\ & \mathrm{V}^{+}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.25 \mathrm{~V}, \mathrm{~V}_{\text {OUTDIFF }}=2 \mathrm{~V}_{\text {P-P }} \end{aligned}$ | 36 | $\begin{aligned} & 38.25 \\ & 40.25 \end{aligned}$ |  | dBm |
| P1dB | Output 1dB Compression Point (Equivalent) (Note 5) | $\mathrm{V}^{+}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {CM }}=1.25 \mathrm{~V}$ |  | 12.9 |  | dBm |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: The LTC6416C/LTC6416I is guaranteed functional over the operating temperature range of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
Note 3: The LTC6416C is guaranteed to meet specified performance from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. It is designed, characterized and expected to meet specified performance from $-40^{\circ} \mathrm{C}$ and $85^{\circ} \mathrm{C}$ but is not tested or QA sampled
at these temperatures. The LT6416I is guaranteed to meet specified performance from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
Note 4: This parameter is pulse tested.
Note 5: Since the LTC6416 is a voltage-output buffer, a resistive load is not required when driving an AD converter. Therefore, typical output power is very small. In order to compare the LTC6416 with amplifiers that require a $50 \Omega$ output load, the LTC6416 output voltage swing driving a given $R_{L}$ is converted to $\mathrm{OIP3}$ and P1dB as if it were driving a $50 \Omega$ load. Using this modified convention, $2 V_{P-p}$ is by definition equal to 10 dBm , regardless of actual $R_{L}$.

## TYPICAL PERFORMANCE CHARACTERISTICS



Differential Reverse Isolation
(S12) vs Frequency


Differential Input Return Loss
(S11) vs Frequency


Second and Third Harmonic Distortion vs Frequency


Differential Output Return Loss (S22) vs Frequency


Second and Third Harmonic Distortion vs Frequency


## TYPICAL PERFORMANCE CHARACTERISTICS



## TYPICAL PERFORMANCE CHARACTERISTICS



## Positive Overdrive Recovery

(V ${ }_{\text {CLHI }}$ Pin)

200mV/DIV


Small Signal Transient Response, Falling Edge


Noise Figure and Input Referred Noise Voltage vs Frequency


6416 G 17

Negative Overdrive Recovery ( $V_{\text {cllo }}$ Pin)


LTC6416 Driving LTC2208 16-Bit ADC, 64K Point FFT, $\mathrm{f}_{\mathrm{IN}}=30 \mathrm{MHz}$, $-1 d B F S$, PGA = 0


PSRR vs Frequency


6416 G29

Small Signal Transient Response, Rising Edge


500ps/DIV

LTC6416 Driving LTC2208 16-Bit
ADC, 64 K Point $\mathrm{FFT}, \mathrm{f}_{\mathrm{IN}}=30 \mathrm{MHz}$, $-1 d B F S$, PGA $=1$


9

## TYPICAL PERFORMANCE CHARACTERISTICS

LTC6416 Driving LTC2208 16-Bit
ADC, 64 K Point $\mathrm{FFT}, \mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$, $-1 d B F S$, PGA = 0


LTC6416 Driving LTC2208 16-Bit
ADC, 64 K Point FFT, $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$, $-1 d B F S$, PGA = 1


LTC6416 Driving LTC2208
16-Bit ADC, 64K Point FFT, $\mathrm{f}_{\mathrm{IN}}=140 \mathrm{MHz},-1 \mathrm{dBFS}, \mathrm{PGA}=0$


LTC6416 Driving LTC2208 16-Bit ADC, 64K Point FFT, $\mathrm{f}_{\mathrm{IN}}=140 \mathrm{MHz},-1 \mathrm{dBFS}, \mathrm{PGA}=1$


LTC6416 Driving LTC2208 16-Bit ADC, 64K Point FFT, $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ and 71MHz, -7dBFS/Tone, PGA = 0


LTC6416 Driving LTC2208 16-Bit ADC, 64 K Point FFT, $\mathrm{f}_{\mathrm{IN}}=30 \mathrm{MHz}$ and $31 \mathrm{MHz},-7 \mathrm{dBFS} /$ Tone, $\mathrm{PGA}=0$


6416 G26
LTC6416 Driving LTC2208 16-Bit ADC, 64K Point FFT, $\mathrm{f}_{\mathrm{IN}}=139.5 \mathrm{MHz}$ and $140.5 \mathrm{MHz},-7 \mathrm{dBFS} /$ Tone, $\mathrm{PGA}=0$


## PIn fUnCTIOnS

$V_{\text {CM }}$ (Pin 1): This pin sets the output common mode voltage seen at $\mathrm{OUT}^{+}$and $\mathrm{OUT}^{-}$by driving $\mathrm{IN}^{+}$and $\mathrm{IN}^{-}$through an internal buffer with a high output resistance of 6 k . The $\mathrm{V}_{\mathrm{CM}}$ pin has a Thevenin equivalent resistance of approximately 3.8 k and can be overdriven by an external voltage. If no voltage is applied to $\mathrm{V}_{\mathrm{CM}}$, it will float to a default voltage of approximately 1.25 V on a 3.3 V supply or 1.36 V on a 3.6 V supply. The $\mathrm{V}_{\mathrm{CM}}$ pin should be bypassed with a high-quality ceramic bypass capacitor of at least $0.1 \mu \mathrm{~F}$.
CLHI(Pin 2): High Side Clamp Voltage. The voltage applied to the CLHI pin defines the upper voltage limit of the OUT ${ }^{+}$ and OUT- pins. This voltage should be set at least 300 mV above the uppervoltage range of the driven ADC. On a 3.3V supply, the CLHI pin will float to a 2.23 V default voltage. On a 3.6 V supply, the CLHI pin will float to a 2.45 V default voltage. CLHI has a Thevenin equivalent of approximately $4.1 \mathrm{k} \Omega$ and can be overdriven by an external voltage. The CLHI pin should be bypassed with a high-quality ceramic bypass capacitor of at least $0.1 \mu \mathrm{~F}$.
IN ${ }^{+}, \mathrm{IN}^{-}$(Pins 3, 4): Non-inverting and inverting input pins of the buffer, respectively. These pins are high impedance, approximately $6 \mathrm{k} \Omega$. If AC -coupled, these pins will self bias to the voltage present at the $\mathrm{V}_{\mathrm{CM}}$ pin.
CLLO (Pin 5): Low Side Clamp Voltage. The voltage applied to the CLLO pin defines the lower voltage limit of the OUT+ and OUT ${ }^{-}$pins. This voltage should be set at least 300 mV below the lower voltage range of the driven

ADC. On a 3.3 V supply, the CLLO pin will float to a 0.25 V default voltage. On a 3.6 V supply, the CLLO pin will float to a 0.265 V default voltage. CLLO has a Thevenin equivalent resistance of approximately 2.3 k and can be overdriven by an external voltage. The CLLO pin should be bypassed with a high quality ceramic bypass capacitor of at least $0.1 \mu \mathrm{~F}$.
GND (Pins 6, 9, 11): Negative power supply, normally tied to ground. Both pins and the exposed paddle must be tied to the same voltage. GND may be tied to a voltage other than ground as long as the voltage between $\mathrm{V}^{+}$and GND is 2.7 V to 4 V . If the GND pins are not tied to ground, bypass them with 680 pF and $0.1 \mu \mathrm{~F}$ capacitors as close to the package as possible.

OUT ${ }^{-}$, OUT+ ${ }^{+}$(Pins 7, 8): Outputs. The LTC6416 outputs are low impedance. Each output has an output impedance of approximately $9 \Omega$ at DC.

V+(Pin 10): Positive Power Supply. Typically 3.3V to 3.6V. Split supplies are possible as long as the voltage between $\mathrm{V}^{+}$and GND is 2.7 V to 4 V . Bypass capacitors of 680 pF and $0.1 \mu \mathrm{~F}$ as close to the part as possible should be used between the supplies.

Exposed Pad (Pin 11): Ground. The exposed pad must be soldered to the printed circuit board ground plane for good heat transfer. If GND is a voltage other than ground, the Exposed Pad must be connected to a plane with the same potential as the GND pins - Not to the system ground plane.

## DC TEST CIRCUIT SCHEMATIC



LTC6416
block diagram
LTC6416 Simplified Schematic


## APPLICATIONS INFORMATION

## Circuit Operation

The LTC6416 is a low noise and low distortion fully differential unity-gain ADC driver with operation from DC to 2 GHz (-3dB bandwidth), a differential input impedance of $12 \mathrm{k} \Omega$, and a differential output impedance of $18 \Omega$. The LTC6416 is composed of a fully differential buffer with output common mode voltage control circuitry and high speed voltage-limiting clamps at the output. Small output resistors of $9 \Omega$ improve the circuit stability over various load conditions. They also simplify possible external filtering options, which are often desirable when the load is an ADC. Lowpass or bandpass filters are easily implemented with just a few external components. The LTC6416 is very flexible in terms of I/O coupling. It can be AC- or DCcoupled at the inputs, the outputs or both. When using the LTC6416 with DC-coupled inputs, best performance is obtained with an input common mode voltage between 1 V and 1.5V. For AC-coupled operation, the LTC6416 will take the voltage applied to the $V_{C M}$ pin and use it to bias the inputs so that the output common mode voltage equals $V_{C M}$, thus no external circuitry is needed. The $V_{C M}$ pin has been designed to directly interface with the $V_{\text {CM }}$ pin found on Linear Technology's 16-, 14- and 12-bit high speed ADC families.

## Input Impedance and Matching

The LTC6416 has a high differential input impedance of $12 \mathrm{k} \Omega$. The differential inputs may need to be terminated to a lower value impedance, e.g. $50 \Omega$, in order to provide an impedance match for the source. Figure 1 shows input
matching using a $1: 1$ balun, while Figure 2 shows matching using a 1:4 balun. These circuits provide a wideband impedance match. The balun and matching resistors must be placed close to the input pins in order to minimize the rejection due to input mismatch. In Figure 1, the capacitor center-tapping the two $24.9 \Omega$ resistors improves high frequency common mode rejection. As an alternative to this wideband approach, a narrowband impedance match can be used at the inputs of the LTC6416 for frequency selection and/or noise reduction.

The noise performance of the LTC6416 also depends upon the source impedance and termination. For example, the input $1: 4$ balun in Figure 2 improves SNR by adding 6dB of voltage gain at the inputs. A trade-off between gain and noise is obvious when constant noise figure circle and constant gain circle are plotted within the same input Smith Chart. This technique can be used to determine the optimal source impedance for a given gain and noise requirement.

## Output Match and Filter

The LTC6416 provides a source resistance of $9 \Omega$ at each output. For testing purposes, Figure 3 and Figure 4 show the LTC6416 driving a differential $400 \Omega$ load impedance using a $1: 1$ or $1: 4$ balun, respectively.
The LTC6416 can drive an ADC directly without external output impedance matching, but improved performance can usually be obtained with the addition of a few external components. Figure 5 shows a typical topology used for driving the LTC2208 16-bit ADC.


Figure 1. Input Termination for Differential $50 \Omega$ Input Impedance Using a 1:1 Balun

## APPLICATIONS INFORMATION



Figure 2. Input Termination for Differential $50 \Omega$ Input Impedance Using a 1:4 Balun


Figure 3. Output Termination for Differential $400 \Omega$ Load Impedance Using a 1:1 Balun


Figure 4. Output Termination for Differential $400 \Omega$ Load Impedance Using a 4:1 Balun


Figure 5. DC1257B Simplified Schematic with Suggested Output Termination for Driving an LTC2208 16-Bit ADC at 140MHz

## APPLICATIONS INFORMATION

As seen in Table 1, suggested component values for the filter will change for differing IF frequencies.

Table 1.

| INPUT <br> FREQUENCY | LTC6416 OUTPUT <br> RESISTORS | FILTERING <br> CAPACITORS |
| :---: | :---: | :---: |
| 30 MHz | $50 \Omega$ | $5.6 \mathrm{pF} / 6.8 \mathrm{pF} / 5.6 \mathrm{pF}$ |
| 70 MHz | $25 \Omega$ | $5.6 \mathrm{pF} / 6.8 \mathrm{pF} / 5.6 \mathrm{pF}$ |
| 140 MHz | $25 \Omega$ | $1.5 \mathrm{pF} / 1 \mathrm{pF} / 1.5 \mathrm{pF}$ |
| 250 MHz | $5 \Omega$ | $-/-/-$ |

## Output Common Mode Adjustment

The output common mode voltage is set by the $V_{\text {CM }}$ pin. Because the input common mode voltage is approximately the same as the output common mode voltage, both are approximately equal to $\mathrm{V}_{\mathrm{CM}}$. The $\mathrm{V}_{\mathrm{CM}}$ pin has a Thevenin equivalent resistance of 3.8 k and can be overdriven by an external voltage. The $\mathrm{V}_{\text {CM }}$ pin floats to a default voltage of 1.25 V on a 3.3 V supply and 1.36 V on a 3.6 V supply. The output common mode voltage is capable of tracking $\mathrm{V}_{\mathrm{CM}}$ in a range from 0.34 V to 2.16 V on a 3.3 V supply. The $\mathrm{V}_{\mathrm{CM}}$ pin can be floated, but it should always be bypassed close to the LTC6416 with a $0.1 \mu \mathrm{~F}$ bypass capacitor to ground. When interfacing with $A / D$ converters such as the LTC22xx families, the $V_{C M}$ pin can be connected to the $V_{C M}$ output pin of the ADC, as shown in Figure 5.

## CLLO and CLHI Pins

The CLLO and CLHI pins are used to set the clamping voltage for high speed internal circuitry. This circuitry limits the single-ended minimum and maximum voltage excursion seen at each of the outputs. This feature is extremely important in applications with input signals having very large peak-to-average ratios such as cellular basestation receivers. If a very large peak signal arrives at the LTC6416, the voltages applied to the CLLO and CLHI pins will determine the minimum and maximum output swing respectively. Once the input signal returns to the normal operating range, the LTC6416 returns to linear operation within 5 ns . Both CLLO and CLHI are high impedance inputs. CLLO has an input impedance of 2.3 k , while CLHI has an input impedance of 4.1 k . On a 3.3 V supply, CLLO self-biases to 0.25 V while CLHI self-biases
to 2.23 V . On a 3.6 V supply, CLLO self-biases to 0.265 V while CLHI self-biases to 2.45 V . Both CLLO and CLHI pins should be bypassed with a $0.1 \mu \mathrm{~F}$ capacitor as close to the LTC6416 as possible.

## Interfacing the LTC6416 to A/D Converters

The LTC6416 has been specifically designed to interface directly with high speed $A / D$ converters. It is possible to drive the ADC directly from the LTC6416. In practice, however, better performance may be obtained by adding a few external components at the output of the LTC6416. Figure 5 shows the LTC6416 being driven by a 1:8 transformer which provides 9 dB of voltage gain while also performing a single-ended to differential conversion. The differential outputs of the LTC6416 are lowpass filtered, then drive the differential inputs of the LTC2208 ADC. In many applications, an anti-alias filter like this is desirable to limit the wideband noise of the amplifier. This is especially true in high performance 16-bit designs. The minimum recommended network between the LTC6416 and the ADC is simply two $5 \Omega$ series resistors, which are used to help eliminate resonances associated with the stray capacitance of PCB traces and the stray inductance of the internal bond wires at the ADC input, and the driver output pins.

## Single-Ended Signals

The LTC6416 has not been designed to convert singleended signals to differential signals. A single-ended input signal can be converted to a differential signal via a balun connected to the inputs of the LTC6416.

## Power Supply Considerations

For best linearity, the LTC6416 should have a positive supply of $\mathrm{V}^{+}=3.6 \mathrm{~V}$. The LTC6416 has an internal edge-triggered supply voltage clamp. The timing mechanism of the clamp enables the LTC6416 to withstand ESD events. This internal clamp is also activated by voltage overshoot and rapid slew rate on the positive supply $\mathrm{V}^{+}$pin. The LTC6416 should not be hot-plugged into a powered socket. Bypass capacitors of 680 pF and $0.1 \mu \mathrm{~F}$ should be placed to the $\mathrm{V}^{+}$ pin, as close as possible to the LTC6416.

## APPLICATIONS InFORMATION

## Test Circuits

Due to the fully differential design of the LTC6416 and its usefulness in applications both with and without ADCs, two test circuits are used to generate the information in this data sheet. Test circuit A is Demo Board DC1287A, a two-port demonstration circuit for the LTC6416. The board layout and the schematic are shown in Figures 6 and 7. This circuit includes input and output 1:1 baluns for single-ended-to-differential conversion, allowing direct analysis using a 2-port network analyzer. In this circuit implementation, there are series resistors at the
output to present the LTC6416 with a $382 \Omega$ differential Ioad, thereby optimizing distortion performance. Including the $1: 1$ input and output baluns, the -3 dB bandwidth is approximately 2 GHz .

Test circuit B is Demo Circuit DC1257B. It consists of an LTC6416 driving an LTC2208 ADC. It is intended for use in conjunction with demo circuit DC890B (computer interface board) and proprietary Linear Technology evaluation software to evaluate the performance of both parts together. Both the DC1257B board layout and the schematic can be seen in Figures 8 and 9.


Figure 6. Demo Board DC1287A Layout


Figure 7. Demo Board DC1287A Schematic (Test Circuit A)

## APPLICATIONS INFORMATION



Figure 8. Demo Board DC1257B Layout

## LTC6416

## APPLICATIONS Information



## PACKAGE DESCRIPTION

DDB Package
10-Lead Plastic DFN ( $3 \mathrm{~mm} \times 2 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1722 Rev Ø)


RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS

## NOTE:

1. DRAWING CONFORMS TO VERSION (WECD-1) IN JEDEC PACKAGE OUTLINE MO-229
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15 mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

## TYPICAL APPLICATION

DC1257B Simplified Schematic with Suggested Output Termination for Driving an LTC2208 16-Bit ADC at 140MHz


## RELATGD PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| Fixed Gain IF Amplifiers/ADC Drivers |  |  |
| $\begin{aligned} & \text { LT1993-2/LT1993-4/ } \\ & \text { LT1993-10 } \end{aligned}$ | 800MHz Differential Amplifier/ADC Drivers | -72dBc IM3 at $70 \mathrm{MHz} 2 \mathrm{~V}_{\text {P-p }}$ Composite, $\mathrm{A}_{\mathrm{V}}=2 \mathrm{~V} / \mathrm{V}, 4 \mathrm{~V} / \mathrm{V}, 10 \mathrm{~V} / \mathrm{V}$ |
| $\begin{aligned} & \text { LTC6400-8/LTC6400-14/ } \\ & \text { LTC6400-20/LTC6400-26 } \end{aligned}$ | 1.8GHz Low Noise, Low Distortion Differential ADC Drivers | -71 dBc IM3 at $240 \mathrm{MHz} 2 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ Composite, $\mathrm{I}_{\mathrm{S}}=90 \mathrm{~mA}, \mathrm{AV}=8 \mathrm{~dB}$, $14 \mathrm{~dB}, 20 \mathrm{~dB}, 26 \mathrm{~dB}$ |
| $\begin{aligned} & \text { LTC6401-8/LTC6401-14/ } \\ & \text { LTC6401-20/LTC6401-26 } \end{aligned}$ | 1.3GHz Low Noise, Low Distortion Differential ADC Drivers | -74 dBc IM3 at $140 \mathrm{MHz} 2 \mathrm{~V}_{\text {P-p }}$ Composite, $\mathrm{I}_{\mathrm{S}}=50 \mathrm{~mA}, \mathrm{AV}=8 \mathrm{~dB}$, 14dB, 20dB, 26dB |
| $\begin{aligned} & \text { LT6402-6/LT6402-12/ } \\ & \text { LT6402-20 } \end{aligned}$ | 300MHz Differential Amplifier/ADC Drivers | -71 dBc IM3 at $20 \mathrm{MHz} 2 \mathrm{~V}_{\text {P-p }}$ Composite, $\mathrm{A}_{\mathrm{V}}=6 \mathrm{~dB}, 12 \mathrm{~dB}, 20 \mathrm{~dB}$ |
| LTC6420-XX | Dual 1.8GHz Low Noise, Low Distortion Differential ADC Drivers | Dual Version of the LTC6400-XX, $\mathrm{A}_{V}=8 \mathrm{~dB}, 14 \mathrm{~dB}, 20 \mathrm{~dB}, 26 \mathrm{~dB}$ |
| LTC6421-XX | Dual 1.3GHz Low Noise, Low Distortion Differential ADC Drivers | Dual Version of the LTC6401-XX, $\mathrm{A}_{V}=8 \mathrm{~dB}, 14 \mathrm{~dB}, 20 \mathrm{~dB}, 26 \mathrm{~dB}$ |

## IF Amplifiers/ADC Drivers with Digitally Controlled Gain

| LT5514 | Ultra-Low Distortion IF Amplifier/ADC Driver with <br> Digitally Controlled Gain | OIP3 $=47 \mathrm{dBm}$ at 100MHz, Gain Range 10.5 dB to 33 dB 1.5 dB steps |
| :--- | :--- | :--- |
| LT5524 | Low Distortion IF Amplifier/ADC Driver with Digitally <br> Controlled Gain | OIP3 $=40 \mathrm{dBm}$ at 100MHz, Gain Range 4.5dB to 37dB 1.5dB steps |
| LT5554 | High Dynamic Range 7-bit Digitally Controlled IF <br> VGA/ADC Driver | OIP3 $=46 \mathrm{dBm}$ at 200MHz, Gain Range 1.725 to 17.6 dB 0.125 dB <br> steps |

## Baseband Differential Amplifiers

| LT1994 | Low Noise, Low Distortion Differential Amplifier/ ADC Driver | 16-Bit SNR and SFDR at 1MHz, Rail-to-Rail Outputs |
| :---: | :---: | :---: |
| LTC6403-1 | Low Noise Rail-to-Rail Output Differential Amplifier/ ADC Driver | 16-Bit SNR and SFDR at 3MHz, Rail-to-Rail Outputs, $\mathrm{e}_{\mathrm{N}}=2.8 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| LTC6404-1/LTC6404-2 | Low Noise Rail-to-Rail Output Differential Amplifier/ ADC Driver | 16-Bit SNR and SFDR at 10MHz, Rail-to-Rail Outputs, $\mathrm{e}_{\mathrm{N}}=1.5 \mathrm{nV} /$ $\sqrt{\mathrm{Hz}}$, LTC6404-1 is unity-gain stable, LTC6404-2 is Gain-of-2 Stable |
| LTC6406 | 3GHz Rail-to-Rail Input Differential Amplifier/ ADC Driver | -65 dBc IM3 at 50 MHz 2VP-p Composite, Rail-to-Rail Inputs, $\mathrm{e}_{\mathrm{N}}=1.6 \mathrm{nV} / \sqrt{\mathrm{Hz}}, 18 \mathrm{~mA}$ |
| LT6411 | Low Power Differential ADC Driver/Dual Selectable Gain Amplifier | -83 dBc IM3 at $70 \mathrm{MHz} 2 \mathrm{~V}_{\text {P-p }}$ Composite, $\mathrm{A}_{V}=1,-1$ or $2,16 \mathrm{~mA}$, Excellent for Single-Ended to Differential Conversion |

