



v00.1210

HMC840LP6CE

FRACTIONAL-N PLL WITH INTEGRATED VCO 1310 - 1415, 2620 - 2830, 5240 - 5660 MHz

Features


- RF Bandwidth: 1310-1415, 2620-2830, 5240-5660 MHz
- Ultra Low Phase Noise -110 dBc/Hz in Band Typ.
- Figure of Merit (FOM) -227 dBc/Hz
- <180 fs RMS Jitter

- 24-bit Step Size, Resolution 3 Hz typ
- Exact Frequency Mode
- Built in Digital Self Test
- 40 Lead 6x6 mm SMT Package: 36 mm²

- **Typical Applications**
- Cellular/4G Infrastructure
- Repeaters and Femtocells
- Communications Test Equipment
- CATV Equipment

Functional Diagram

- Phased Array Applications
- DDS Replacement
- Very High Data Rate Radios



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

For price, delivery, and to place orders: Analog Devices, Inc., One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 Phone: 781-329-4700 • Order online at www.analog.com Application Support: Phone: 1-800-ANALOG-D





FRACTIONAL-N PLL WITH INTEGRATED VCO 1310 - 1415, 2620 - 2830, 5240 - 5660 MHz

General Description

The HMC840LP6CE is a fully functioned Fractional-N Phase-Locked-Loop (PLL) Frequency Synthesizer with an Integrated Voltage Controlled Oscillator (VCO). The synthesizer consists of an integrated low noise VCO with a triband output, an autocalibration subsystem for low voltage VCO tuning, a very low noise digital Phase Detector (PD), a precision controlled charge pump, a low noise reference path divider and a fractional divider.

v00.1210

The fractional synthesizer features an advanced delta-sigma modulator design that allows both ultra-fine step sizes and low spurious products. The phase detector (PD) features cycle slip prevention (CSP) technology to allow faster frequency hopping times. Ultra low in-close phase noise and low spurious also allows wider loop bandwidths for faster frequency hopping and low micro-phonics.

For theory of operation and register map refer to the "<u>PLLs with Integrated VCOs - RF VCOs Operating Guide</u>". To view the Operating Guide, please visit www.hittite.com and choose HMC840LP6CE from the "Search by Part Number" pull down menu.

Electrical Specifications VPPCP, VDDCP, VCC1, VCC2 = 5V; RVDD, AVDD, DVDD3V, VCCPD, VCCHF, VCCPS = 3.3V GNDCP = GNDLS = Ground Paddle = 0V, Min and Max Specified across Temp

Parameter	Condition	Min.	Тур.	Max.	Units
RF Output Characteristics	•				
VCO Frequency at PLL Input		2620		2830	MHz
RF Output Frequency at f _{VCO} /2		1310		1415	MHz
RF Output Frequency at f _{VCO}		2620		2830	MHz
RF Output Frequency at 2f _{VCO}		5240		5660	MHz
Output Power					
RF Output Power at f _{VCO} /2		8.5	10	11.5	dBm
RF Output Power at f _{VCO}	matched at the frequency of interest, vs temperature	7	9	11	dBm
RF Output Power at 2f _{VCO}		-5.5	-3	0.5	dBm
VCO Tuning Sensitivity	Measured at fo, 2V	10.5	12.6	15.6	MHz/V
VCO Supply Pushing	Measured at fo, 2V		1.5		MHz/V
Harmonics					
RF Output Fout/2 Harmonic	Doubler Mode		-26		dBc
RF Output 3Fout/2 Harmonic	Doubler Mode		-27		dBc
RF Output 2nd Harmonic	fo/2/fo/2fo		-19 / -20 / -25		dBc
RF Output 5 Fout/2 Harmonic	Doubler Mode		-41		dBc
RF Output 3rd Harmonic	fo/2/fo/2fo		-26 / -34 / -42		dBc
RF Output 7 Fout/2 Harmonic	Doubler Mode		-66		dBc
RF Output 4th Harmonic	fo/2/fo/2fo		-28 / -48 / -61		dBc
RF Divider Characteristics					
19-Bit N-Divider Range (Integer)	Max = 2 ¹⁹ - 1			524,287	
19-Bit N-Divider Range (Fractional)	Fractional nominal divide ratio varies (-3 / +4) dynamically max			524,283	
REF Input Characteristics					
Max Ref Input Frequency			50	200	MHz
Ref Input Range	AC Coupled	1	2	3.3	Vp-p
Ref Input Capacitance				5	pF
14-Bit R-Divider Range		1		16,383	

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.





Electrical Specifications (Continued)

v00.1210

Parameter	Condition	Min.	Тур.	Max.	Units
Phase Detector (PD)					
PD Frequency Fractional Feedback Mode	[1]	0.1		100	MHz
PD Frequency Fractional Feedforward Mode (and Register 6 [17:16] = 10)		0.1		80	MHz
PD Frequency Integer Mode		0.1		125	MHz
Charge Pump	-				
Output Current		0.02		2.54	mA
Charge Pump Gain Step Size			20		μA
PD/Charge Pump SSB Phase Noise	50 MHz Ref, Input Referred				
1 kHz			-143		dBc/Hz
10 kHz	Add 1 dB for Fractional		-150		dBc/Hz
100 kHz	Add 3 dB for Fractional		-153		dBc/Hz
Logic Inputs		1			
VIH Input High Voltage		DVDD3V-0.4		DVDD3V	V
VIL Input Low Voltage		0		0.4	V
Logic Outputs					
VOH Output High Voltage		DVDD3V-0.4		DVDD3V	V
VOL Output Low Voltage		0		0.4	V
Power Supply Voltages					·
Analog 3.3V Supplies	AVDD, VCCHF, VCCPS, VCCPD, RVDD			3.5	V
Digital Supply	DVDD3V	3.0	3.3	3.5	V
Analog 5V Supplies	VPPCP, VDDCP, VCC1, VCC2	4.8	5	5.2	V
Power Supply Currents					
+5V Analog Charge Pump	VPPCP, VDDCP		5.3		mA
+5V VCO Core and PLL Buffer	VCC2		56		mA
+5V VCO Divider and RF Buffer	VCC1		36		mA
+3.3V Analog	AVDD, VCCHF, VCCPS, VCCPD, RVDD		41		mA
+3.3V Digital	DVDD3V		6.5		mA
Power Down - Crystal Off	Reg 01h=0, Crystal Not Clocked		10		μA
Power Down - Crystal On, 100 MHz	Reg 01h=0, Crystal Clocked 100 MHz		10	200	μΑ
Power on Reset					
Typical Reset Voltage on DVDD			700		mV
Min DVDD Voltage for No Reset		1.5			V
Power on Reset Delay			250		μs
VCO Open Loop Phase Noise at fo/2					
10 kHz Offset			-88		dBc/Hz
100 kHz Offset			-117		dBc/Hz
1 MHz Offset			-145		dBc/Hz

[1] This maximum phase detector frequency can only be achieved if the minimum N value is respected. eg. In the case of fractional feedback mode, the maximum PFD rate = fvco/20 or 100 MHz, whichever is less.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

For price, delivery, and to place orders: Analog Devices, Inc., One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 Phone: 781-329-4700 • Order online at www.analog.com Application Support: Phone: 1-800-ANALOG-D





FRACTIONAL-N PLL WITH INTEGRATED VCO 1310 - 1415, 2620 - 2830, 5240 - 5660 MHz

Electrical Specifications (Continued)

v00.1210

Parameter	Condition	Min.	Тур.	Max.	Units
10 MHz Offset			-162		dBc/Hz
100 MHz Offset			-165		dBc/Hz
VCO Open Loop Phase Noise at fo					
10 kHz Offset			-82		dBc/Hz
100 kHz Offset			-111		dBc/Hz
1 MHz Offset			-139		dBc/Hz
10 MHz Offset			-158		dBc/Hz
100 MHz Offset			-171		dBc/Hz
VCO Open Loop Phase Noise at 2fo					
10 kHz Offset			-76		dBc/Hz
100 kHz Offset			-105		dBc/Hz
1 MHz Offset			-133		dBc/Hz
10 MHz Offset			-152		dBc/Hz
100 MHz Offset			-158		dBc/Hz
Closed Loop Phase Noise PLL + VCO at	t fvco with 100 KHz BW Loop Fi	Iter Design ^[3]			
Integer, 100 MHz PD	1 kHz Offset		-112		dBc/Hz
Integer, 100 MHz PD	10 kHz Offset		-110		dBc/Hz
Integer, 100 MHz PD	100 kHz Offset		-111		dBc/Hz
Integer, 100 MHz PD	1 MHz Offset		-139		dBc/Hz
Integer, 100 MHz PD	10 MHz Offset		-161		dBc/Hz
Integer, 100 MHz PD	100 MHz Offset		-171		dBc/Hz
Integrated Phase Noise			-56.5		dBc
RMS Jitter	from 10KHz to 100MHz		129.5		fsec
Fractional, 100 MHz PD	1 kHz Offset		-111		dBc/Hz
Fractional, 100 MHz PD	10 kHz Offset		-110		dBc/Hz
Fractional, 100 MHz PD	100 kHz Offset		-110		dBc/Hz
Fractional, 100 MHz PD	1 MHz Offset		-139		dBc/Hz
Fractional, 100 MHz PD	10 MHz Offset		-160		dBc/Hz
Fractional, 100 MHz PD	100 MHz Offset		-171		dBc/Hz
Integrated Phase Noise			-56.8		dBc
RMS Jitter	from 10KHz to 100MHz		123.8		fsec
Closed Loop Phase Noise PLL + VCO at	t fvco with 178 KHz BW Loop Fi	Iter Design ^[4]			
Integer, 100 MHz PD	1 kHz Offset		-113		dBc/Hz
Integer, 100 MHz PD	10 kHz Offset		-118		dBc/Hz
Integer, 100 MHz PD	100 kHz Offset		-112		dBc/Hz
Integer, 100 MHz PD	1 MHz Offset		-138		dBc/Hz
Integer, 100 MHz PD	10 MHz Offset		-160		dBc/Hz
Integer, 100 MHz PD	100 MHz Offset		-171		dBc/Hz
Integrated Phase Noise			-59.7		dBc
RMS Jitter	from 10KHz to 100MHz		89		fsec
Fractional, 100 MHz PD	1 kHz Offset		-111		dBc/Hz
Fractional, 100 MHz PD	10 kHz Offset		-115		dBc/Hz
Fractional, 100 MHz PD	100 kHz Offset		-109		dBc/Hz





FRACTIONAL-N PLL WITH INTEGRATED VCO 1310 - 1415, 2620 - 2830, 5240 - 5660 MHz

Electrical Specifications (Continued)

v00.1210

1 MHz Offset 10 MHz Offset 100 MHz Offset from 10KHz to 100MHz with 71 KHz Loop Filter Definition of the filter Defin		-138 -160 -171 -58		dBc/Hz dBc/Hz dBc/Hz
100 MHz Offset from 10KHz to 100MHz with 71 KHz Loop Filter De		-171		
from 10KHz to 100MHz with 71 KHz Loop Filter De				
with 71 KHz Loop Filter De		-58		
with 71 KHz Loop Filter De		1		dBc
•	1	108.7		fsec
1 kHz Offent	esign ^[5]			
I KIIZ UIISEL		-110		dBc/Hz
10 kHz Offse		-105		dBc/Hz
100 kHz Offset		-109		dBc/Hz
1 MHz Offset		-139		dBc/Hz
10 MHz Offset		-160		dBc/Hz
100 MHz Offset		-171		dBc/Hz
		-54.2		dBc
from 10KHz to 100MHz		169.8		fsec
1 kHz Offset		-108		dBc/Hz
10 kHz Offset		-104		dBc/Hz
100 kHz Offset		-109		dBc/Hz
1 MHz Offset		-139		dBc/Hz
10 MHz Offset		-160		dBc/Hz
100 MHz Offset		-171		dBc/Hz
		-53		dBc
from 10KHz to 100MHz		193.7		fsec
with 127 KHz BW Loop Fil	ter Design ^[6]			
1 kHz Offset		-112		dBc/Hz
10 kHz Offse		-110		dBc/Hz
100 kHz Offset		-111		dBc/Hz
1 MHz Offset		-138		dBc/Hz
10 MHz Offset		-160		dBc/Hz
100 MHz Offset		-171		dBc/Hz
		-57.3		dBc
from 10KHz to 100MHz		118		fsec
1 kHz Offset		-109		dBc/Hz
10 kHz Offse		-107		dBc/Hz
100 kHz Offset		-110		dBc/Hz
1 MHz Offset		-136		dBc/Hz
				dBc/Hz
				dBc/Hz
				dBc
from 10KHz to 100MHz				fsec
Normalized 1 Hz		177.1		1360
		000		dD = // /
				dBc/Hz dBc/Hz
	10 kHz Offse 100 kHz Offset 1 MHz Offset 10 MHz Offset 100 MHz Offset 100 MHz Offset 100 MHz Offset 100 kHz Offset 100 kHz Offset 100 kHz Offset 100 MHz Offset 100 MHz Offset 100 kHz Offset 100 kHz Offset 100 kHz Offset 100 kHz Offset 100 kHz Offset 100 MHz Offset 100 MHz Offset 100 MHz Offset 100 MHz Offset 100 MHz Offset 100 kHz Offset	10 kHz Offse 100 kHz Offset 1 MHz Offset 10 MHz Offset 100 kHz Offset 10 kHz Offset 100 kHz Offset 100 kHz Offset 100 MHz Offset 100 kHz Offset 100 MHz Offset 100 kHz Offset 100 MHz Offset 100 MHz Offs	10 kHz Offse -105 100 kHz Offset -109 1 MHz Offset -139 10 MHz Offset -139 10 MHz Offset -160 100 MHz Offset -171 from 10KHz to 100MHz -54.2 from 10KHz to 100MHz 169.8 1 kHz Offset -108 10 kHz Offset -108 10 kHz Offset -104 100 kHz Offset -109 1 MHz Offset -109 1 MHz Offset -160 100 kHz Offset -171 from 10KHz to 100MHz -53 from 10KHz to 100MHz 193.7 from 10KHz to 100MHz 193.7 0 with 127 KHz BW Loop Filter Design[6] 191.7 1 kHz Offset -112 1 0 kHz Offset -110 1 0 kHz Offset -113 1 0 MHz Offset -113 1 0 MHz Offset -113 1 0 MHz Offset -110 1 0 MHz Offset -110 1 0 MHz Offset -109 1 0 kHz O	10 kHz Offse -105 100 kHz Offset -109 1 MHz Offset -139 10 MHz Offset -139 10 MHz Offset -160 100 MHz Offset -171 from 10KHz to 100MHz 169.8 1 kHz Offset -108 10 kHz Offset -108 10 kHz Offset -104 100 kHz Offset -109 10 kHz Offset -109 10 kHz Offset -109 10 kHz Offset -109 10 kHz Offset -139 10 kHz Offset -160 100 kHz Offset -171 from 10KHz to 100MHz 193.7 from 10KHz to 100MHz 193.7 0 with 127 KHz BW Loop Filter Design(6) -110 10 kHz Offset -111 10 kHz Offset -110 10 kHz Offset -111 10 kHz Offset -111 10 kHz Offset -110 10 kHz Offset -110 10 kHz Offset -100 10 kHz Offset <

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

For price, delivery, and to place orders: Analog Devices, Inc., One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 Phone: 781-329-4700 • Order online at www.analog.com Application Support: Phone: 1-800-ANALOG-D





Electrical Specifications (Continued)

Parameter	Condition	Min.	Тур.	Max.	Units
Flicker (Both Modes)			-268		dBc/Hz

v00.1210

[2] The closed loop phase noise PLL+VCO at fvco/2 can be calculated by subtracting 6dB. The closed loop phase noise PLL+VCO at 2fvco can be calculated by adding 6dB.

Loop Filter Configuration Table

Loop Filter Configura- tion	C1 (pF)	C2 (nF)	C3 (pF)	C4 (pF)	R2 (kΩ)	R3 (kΩ)	R4 (kΩ)	Loop Filter Design
[3]	470	10	82	82	0.51	1	1	
[4]	120	2.7	33	33	0.91	2	2	
[5]	330	10	180	180	0.75	1	1	
[6]	120	4.7	33	33	1.3	2	2	


Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.






Closed Loop Integer Phase Noise


v00.1210



Free Running Phase Noise









[1] RMS Jitter data is measured from 10KHz to 100MHz bandwidth.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.


Typical Closed Loop Fractional Phase Noise ^[1]



Typical Tuning Curves vs. Switch Position



Typical VCO Tuning Voltage After Calibration



For price, delivery, and to place orders: Analog Devices, Inc., One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 Phone: 781-329-4700 • Order online at www.analog.com Application Support: Phone: 1-800-ANALOG-D







v00.1210





Figure of Merit



Typical Output Power - Narrow Band Match 20 15 Divide-by-2 Fundan ental OUTPUT POWER (dBm) -40C -40C 10 27C 27C 5 85C 85C Doubler 40C 0 27C -5 85C -10 3000 4000 1000 2000 5000 6000 **OUTPUT FREQUENCY (MHz)**

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.





FRACTIONAL-N PLL WITH INTEGRATED VCO 1310 - 1415, 2620 - 2830, 5240 - 5660 MHz

Pin Descriptions

Pin Number	Function	Description
1	AVDD	DC Power Supply for analog circuitry.
2, 5, 6, 8, 9, 11 - 14, 18 - 22, 24, 26, 34, 37, 38	N/C	The pins are not connected internally; however, all data shown herein was measured with these pins connected to RF/DC ground externally.
3	VPPCP	Power Supply for charge pump analog section
4	CP	Charge Pump Output
7	VDDCP	Power Supply for the charge pump digital section
10	RVDD	Reference Supply
15	XREFP	Reference Oscillator Input
16	DVDD3V	DC Power Supply for Digital (CMOS) Circuitry
17	CEN	Chip Enable. Connect to logic high for normal operation.
23	VTUNE	VCO Varactor. Tuning Port Input.
25	VCC2	VCO Analog Supply 2
27	VCC1	VCO Analog Supply 1
28	RF_N ^[1]	RF Positive Output
29	RF_P ^[1]	RF Negative Output
30	SEN	PLL Serial Port Enable (CMOS) Logic Input
31	SDI	PLL Serial Port Data (CMOS) Logic Input
32	SCK	PLL Serial Port Clock (CMOS) Logic Input
33	LD_SDO	Lock Detect, or Serial Data, or General Purpose (CMOS) Logic Output (GPO)
35	VCCHF	DC Power Supply for Analog Circuitry
36	VCCPS	DC Power Supply for Analog Prescaler
39	VCCPD	DC Power Supply for Phase Detector
40	BIAS	External bypass decoupling for precision bias circuits. Note: 1.920V ±20mV reference voltage (BIAS) is generated internally and cannot drive an external load. Must be measured with 10GΩ meter such as Agilent 34410A, normal 10MΩ DVM will read erroneously.

[1] For doubler mode of operation, pin 28 (RF_N) and pin 29 (RF_P) outputs must be shorted together.

v00.1210

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

For price, delivery, and to place orders: Analog Devices, Inc., One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 Phone: 781-329-4700 • Order online at www.analog.com Application Support: Phone: 1-800-ANALOG-D





v00.1210


FRACTIONAL-N PLL WITH INTEGRATED VCO 1310 - 1415, 2620 - 2830, 5240 - 5660 MHz

Absolute Maximum Ratings

•
-0.3V to +3.6V
-0.3V to +5.8V
-0.3V to +5.5V
-40°C to +85°C
-65°C to 125°C
125 °C
20 °C/W
260°C
40 sec
Class 1B

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Outline Drawing



Package Information

Part Number	Package Body Material	Lead Finish	MSL Rating	Package Marking ^[1]
HMC840LP6CE	RoHS-compliant Low Stress Injection Molded Plastic	100% matte Sn	MSL1	<u>H840</u> XXXX

LAND PATTERN.


[1] 4-Digit lot number XXXX

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.





Evaluation PCB



The circuit board used in the application should use RF circuit design techniques. Signal lines should have 50 Ohm impedance while the package ground leads and exposed paddle should be connected directly to the ground plane similar to that shown. A sufficient number of via holes should be used to connect the top and bottom ground planes. The evaluation circuit board shown is available from Hittite upon request.

Evaluation PCB Schematic

To view this <u>Evaluation PCB Schematic</u> please visit <u>www.hittite.com</u> and choose HMC840LP6CE from the "Search by Part Number" pull down menu to view the product splash page.

Evaluation Order Information

Item	Contents	Part Number
Evolution DCD Only	HMC840LP6CE F ₀ /2 & F ₀ Evaluation PCB	129515-HMC840LP6CE
Evaluation PCB Only	HMC840LP6CE 2xF _o Evaluation PCB	129516-HMC840LP6CE
	$\begin{array}{l} \text{HMC840LP6CE } F_0/2 \& F_0 \mbox{ Evaluation PCB} \\ \text{USB Interface Board} \\ 6' \mbox{ USB A Male to USB B Female Cable} \\ \text{CD ROM (Contains User Manual, Evaluation PCB Schematic, Evaluation Software,} \\ \text{Hittite PLL Design Software}) \end{array}$	129075-HMC840LP6CE
Evaluation Kit	HMC840LP6CE 2xF ₀ Evaluation PCB USB Interface Board 6' USB A Male to USB B Female Cable CD ROM (Contains User Manual, Evaluation PCB Schematic, Evaluation Software, Hittite PLL Design Software)	129076-HMC840LP6CE

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

For price, delivery, and to place orders: Analog Devices, Inc., One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 Phone: 781-329-4700 • Order online at www.analog.com Application Support: Phone: 1-800-ANALOG-D



v00.1210

HMC840LP6CE



FRACTIONAL-N PLL WITH INTEGRATED VCO 1310 - 1415, 2620 - 2830, 5240 - 5660 MHz

Notes:

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.