

## FEATURES

- Complete supervisory and sequencing solution for up to 10 supplies**
- Extended temperature range:  $-40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$**
- 10 supply fault detectors enable supervision of supplies to  $<0.5\%$  accuracy at all voltages at  $25^{\circ}\text{C}$**
- $<1.0\%$  accuracy across all voltages and temperatures**
- 5 selectable input attenuators allow supervision of supplies to 14.4 V on VH**
- 6 V on VP1 to VP4 (VPx)**
- 5 dual-function inputs, VX1 to VX5 (VXx)**
  - High impedance input to supply fault detector with thresholds between 0.573 V and 1.375 V
  - General-purpose logic input
- 10 programmable driver outputs, PDO1 to PDO10 (PDOx)**
  - Open-collector with external pull-up
  - Push/pull output, driven to VDDCAP or VPx
  - Open collector with weak pull-up to VDDCAP or VPx
  - Internally charge-pumped high drive for use with external N-FET (PDO1 to PDO6 only)
- Sequencing engine (SE) implements state machine control of PDOx outputs**
  - State changes conditional on input events
  - Enables complex control of boards
  - Power-up and power-down sequence control
  - Fault event handling
  - Interrupt generation on warnings
  - Watchdog function can be integrated in SE
  - Program software control of sequencing through SMBus
- Complete voltage margining solution for 6 voltage rails**
- 12-bit ADC for readback of all supervised voltages**
- 1 internal and 2 external temperature sensors**
- Reference input (REFIN) has 2 input options**
  - Driven directly from 2.048 V ( $\pm 0.25\%$ ) REFOUT pin
  - More accurate external reference for improved ADC performance
- Device powered by the highest of VPx, VH for improved redundancy**
- User EEPROM: 256 bytes**
- Industry-standard, 2-wire bus interface (SMBus)**
- Guaranteed PDO low with VH, VPx = 1.2 V**
- Available in 40-lead, 6 mm  $\times$  6 mm LFCSP package**

For more information about the ADM1063 register map, refer to the AN-698 Application Note at [www.analog.com](http://www.analog.com).

## FUNCTIONAL BLOCK DIAGRAM




Figure 1.

## APPLICATIONS

- Central office systems
- Servers/routers
- Multivoltage system line cards
- DSP/FPGA supply sequencing
- In-circuit testing of margined supplies

## GENERAL DESCRIPTION

The ADM1063-EP is a configurable supervisory/sequencing device that offers a single-chip solution for supply monitoring and sequencing in multiple supply systems. In addition to these functions, the ADM1063-EP integrates a 12-bit ADC that can be used to accurately read back up to 12 separate voltages.

The device also provides up to 10 programmable inputs for monitoring undervoltage faults, overvoltage faults, or out-of-window faults on up to 10 supplies. In addition, 10 programmable outputs can be used as logic enables. Six of these programmable outputs can provide up to a 12 V output for driving the gate of an N-FET that can be placed in the path of a supply.

**TABLE OF CONTENTS**

Features .....	1	Thermal Resistance .....	7
Functional Block Diagram .....	1	ESD Caution.....	7
Applications.....	1	Pin Configuration and Function Descriptions.....	8
General Description .....	1	Typical Performance Characteristics .....	9
Revision History .....	2	Outline Dimensions .....	12
Detailed Block Diagram .....	3	Ordering Guide .....	12
Specifications.....	4		
Absolute Maximum Ratings.....	7		

**REVISION HISTORY**

**8/13—Rev. 0 to Rev. A**

Changes to Serial Bus Timing Parameters; Table 1 .....	6
Updated Outline Dimensions .....	12

**5/10—Revision 0: Initial Version**

Temperature measurement is possible with the ADM1063-EP. The device contains one internal temperature sensor and two pairs of differential inputs for remote thermal diodes. These are measured by the 12-bit ADC.

The logical core of the device is a sequencing engine. This state-machine-based construction provides up to 63 different states. This design enables very flexible sequencing of the outputs based on the condition of the inputs.

The device is controlled via configuration data that can be programmed into an EEPROM. The entire configuration can be programmed using an intuitive GUI-based software package provided by Analog Devices, Inc.

Full details about this enhanced product are available in the [ADM1063](#) data sheet, which should be consulted in conjunction with this data sheet.

**DETAILED BLOCK DIAGRAM**




Figure 2.

200116-002

## SPECIFICATIONS

VH = 3.0 V to 14.4 V<sup>1</sup>, VPx = 3.0 V to 6.0 V<sup>1</sup>, TA = -40°C to +105°C, unless otherwise noted.

Table 1.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments	
<b>POWER SUPPLY ARBITRATION</b>						
VH, VPx	3.0			V	Minimum supply required on one of VH, VPx	
VPx			6.0	V	Maximum VDDCAP = 5.1 V, typical	
VH			14.4	V	VDDCAP = 4.75 V	
VDDCAP	2.7	4.75	5.4	V	Regulated LDO output	
C <sub>VDDCAP</sub>	10			μF	Minimum recommended decoupling capacitance	
<b>POWER SUPPLY</b>						
Supply Current, I <sub>VH</sub> , I <sub>VPx</sub>		4.2	6	mA	VDDCAP = 4.75 V, PDO1 to PDO10 off, ADC off	
<b>Additional Currents</b>						
All PDO FET Drivers On		1		mA	VDDCAP = 4.75 V, PDO1 to PDO6 loaded with 1 μA each, PDO7 to PDO10 off	
Current Available from VDDCAP			2	mA	Maximum additional load that can be drawn from all PDO pull-ups to VDDCAP	
ADC Supply Current		1		mA	Running round-robin loop	
EEPROM Erase Current		10		mA	1 ms duration only, VDDCAP = 3 V	
<b>SUPPLY FAULT DETECTORS</b>						
<b>VH Pin</b>						
Input Impedance		52		kΩ	Midrange and high range	
Input Attenuator Error		±0.05		%		
<b>Detection Ranges</b>						
High Range	6		14.4	V		
Midrange	2.5		6	V		
<b>VPx Pins</b>						
Input Impedance		52		kΩ	Low range and midrange	
Input Attenuator Error		±0.05		%		
<b>Detection Ranges</b>						
Midrange	2.5		6	V		
Low Range	1.25		3	V		
Ultralow Range	0.573		1.375	V	No input attenuation error	
<b>VXx Pins</b>						
Input Impedance	1			MΩ	No input attenuation error	
<b>Detection Range</b>						
Ultralow Range	0.573		1.375	V		
Absolute Accuracy			±1	%		VREF error + DAC nonlinearity + comparator offset error + input attenuation error
Threshold Resolution		8		Bits		
Digital Glitch Filter		0		μs	Minimum programmable filter length	
		100		μs	Maximum programmable filter length	

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
<b>ANALOG-TO-DIGITAL CONVERTER</b>					
Signal Range	0		$V_{REFIN}$	V	The ADC can convert signals presented to the VH, VPx, and VXx pins; VPx and VH input signals are attenuated depending on the selected range; a signal at the pin corresponding to the selected range is from 0.573 V to 1.375 V at the ADC input
Input Reference Voltage on REFIN Pin, $V_{REFIN}$		2.048		V	
Resolution		12		Bits	
INL			$\pm 2.5$	LSB	Endpoint corrected, $V_{REFIN} = 2.048$ V
Gain Error			$\pm 0.05$	%	$V_{REFIN} = 2.048$ V
Conversion Time		0.44		ms	One conversion on one channel
		84		ms	All 12 channels selected, 16x averaging enabled
Offset Error			$\pm 2$	LSB	$V_{REFIN} = 2.048$ V
Input Noise		0.25		LSB rms	Direct input (no attenuator)
<b>TEMPERATURE SENSOR<sup>2</sup></b>					
Local Sensor Accuracy		$\pm 3$		$^{\circ}$ C	VDDCAP = 4.75 V
Local Sensor Supply Voltage Coefficient		-1.7		$^{\circ}$ C/V	
Remote Sensor Accuracy		$\pm 3$		$^{\circ}$ C	VDDCAP = 4.75 V
Remote Sensor Supply Voltage Coefficient		-3		$^{\circ}$ C	
Remote Sensor Current Source		200		$\mu$ A	High level
		12		$\mu$ A	Low level
Temperature for Code 0x800		0		$^{\circ}$ C	VDDCAP = 4.75 V
Temperature for Code 0xC00		128		$^{\circ}$ C	VDDCAP = 4.75 V
Temperature Resolution per Code		0.125		$^{\circ}$ C	
<b>REFERENCE OUTPUT</b>					
Reference Output Voltage	2.043	2.048	2.053	V	No load
Load Regulation		-0.25		mV	Sourcing current, $I_{DACMAX} = -100$ $\mu$ A
		0.25		mV	Sinking current, $I_{DACMAX} = 100$ $\mu$ A
Minimum Load Capacitance	1			$\mu$ F	Capacitor required for decoupling, stability
PSRR		60		dB	DC
<b>PROGRAMMABLE DRIVER OUTPUTS</b>					
High Voltage (Charge Pump) Mode (PDO1 to PDO6)					
Output Impedance		500		k $\Omega$	
$V_{OH}$	11	12.5	14	V	$I_{OH} = 0$ $\mu$ A
	10.5	12	13.5	V	$I_{OH} = 1$ $\mu$ A
$I_{OUTAVG}$		20		$\mu$ A	$2$ V < $V_{OH}$ < 7 V
Standard (Digital Output) Mode (PDO1 to PDO10)					
$V_{OH}$	2.4			V	$V_{PU}$ (pull-up to VDDCAP or VPx) = 2.7 V, $I_{OH} = 0.5$ mA
			4.5	V	$V_{PU}$ to VPx = 6.0 V, $I_{OH} = 0$ mA
	$V_{PU} - 0.3$			V	$V_{PU} \leq 2.7$ V, $I_{OH} = 0.5$ mA
$V_{OL}$	0		0.50	V	$I_{OL} = 20$ mA
$I_{OL}^3$			20	mA	Maximum sink current per PDOx pin
$I_{SINK}^3$			60	mA	Maximum total sink for all PDOx pins
$R_{PULL-UP}$	19	20	29	k $\Omega$	Internal pull-up
$I_{SOURCE} (VPx)^3$			2	mA	Current load on any VPx pull-ups, that is, total source current available through any number of PDOx pull-up switches configured onto any one VPx pin
Three-State Output Leakage Current			10	$\mu$ A	$V_{PDO} = 14.4$ V
Oscillator Frequency	90	100	110	kHz	All on-chip time delays derived from this clock

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
DIGITAL INPUTS (VX <sub>x</sub> , A0, A1)					
Input High Voltage, V <sub>IH</sub>	2.0			V	Maximum V <sub>IN</sub> = 5.5 V
Input Low Voltage, V <sub>IL</sub>			0.8	V	Maximum V <sub>IN</sub> = 5.5 V
Input High Current, I <sub>IH</sub>	-1			μA	V <sub>IN</sub> = 5.5 V
Input Low Current, I <sub>IL</sub>			1	μA	V <sub>IN</sub> = 0 V
Input Capacitance		5		pF	
Programmable Pull-Down Current, I <sub>PULL-DOWN</sub>		20		μA	V <sub>DDCAP</sub> = 4.75 V, T <sub>A</sub> = 25°C if known logic state is required
SERIAL BUS DIGITAL INPUTS (SDA, SCL)					
Input High Voltage, V <sub>IH</sub>	2.0			V	
Input Low Voltage, V <sub>IL</sub>			0.8	V	
Output Low Voltage, V <sub>OL</sub> <sup>3</sup>			0.4	V	I <sub>OUT</sub> = -3.0 mA
SERIAL BUS TIMING <sup>4</sup>					
Clock Frequency, f <sub>SCLK</sub>			400	kHz	
Bus Free Time, t <sub>BUF</sub>	1.3			μs	
Start Setup Time, t <sub>SU,STA</sub>	0.6			μs	
Stop Setup Time, t <sub>SU,STO</sub>	0.6			μs	
Start Hold Time, t <sub>HD,STA</sub>	0.6			μs	
SCL Low Time, t <sub>LOW</sub>	1.3			μs	
SCL High Time, t <sub>HIGH</sub>	0.6			μs	
SCL, SDA Rise Time, t <sub>R</sub>			300	ns	
SCL, SDA Fall Time, t <sub>F</sub>			300	ns	
Data Setup Time, t <sub>SU,DAT</sub>	100			ns	
Data Hold Time, t <sub>HD,DAT</sub>	5			ns	
Input Low Current, I <sub>IL</sub>			1	μA	V <sub>IN</sub> = 0 V
SEQUENCING ENGINE TIMING					
State Change Time		10		μs	

<sup>1</sup> At least one of the V<sub>H</sub>, V<sub>Px</sub> pins must be ≥3.0 V to maintain the device supply on V<sub>DDCAP</sub>.

<sup>2</sup> All temperature sensor measurements are taken with round-robin loop enabled and at least one other voltage input being measured.

<sup>3</sup> Specification is not production tested but is supported by characterization data at initial product release.

<sup>4</sup> Timing specifications are guaranteed by design and supported by characterization data.

## ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
Voltage on VH Pin	16 V
Voltage on VPx Pins	7 V
Voltage on VXx Pins	-0.3 V to +6.5 V
Voltage on A0, A1 Pins	-0.3 V to +7 V
Voltage on REFIN, REFOUT Pins	5 V
Voltage on VDDCAP, VCCP Pins	6.5 V
Voltage on PDOx Pins	16 V
Voltage on SDA, SCL Pins	7 V
Voltage on GND, AGND, PDOGND, REFGND Pins	-0.3 V to +0.3 V
Voltage on DxN, DxP Pins	-0.3 V to +5 V
Input Current at Any Pin	±5 mA
Package Input Current	±20 mA
Maximum Junction Temperature (T <sub>J</sub> max)	150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering Vapor Phase, 60 sec)	215°C
ESD Rating, All Pins	2000 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

$\theta_{JA}$  is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 3. Thermal Resistance

Package Type	$\theta_{JA}$	Unit
40-Lead LFCSP	26.5	°C/W

## ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. Pin Configuration

Table 4. Pin Function Descriptions

Pin No.	Mnemonic
1 to 5	VX1 to VX5 (VXx)
6 to 9	VP1 to VP4 (VPx)
10	VH
11	AGND (In a typical application, all ground pins are connected together.)
12	REFGND (In a typical application, all ground pins are connected together.)
13	REFIN
14	REFOUT
15, 16, 19, 20	NC
17	SCL
18	SDA
21 to 30	PDO10 to PDO1
31	PDOGND (In a typical application, all ground pins are connected together.)
32	VCCP
33	A0
34	A1
35	D2N
36	D2P
37	D1N
38	D1P
39	VDDCAP
40	GND (In a typical application, all ground pins are connected together.)
EPAD	Exposed pad. This pad is a no connect (NC). If possible, this pad should be soldered to the board for improved mechanical stability.



### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4.  $V_{VDDCAP}$  vs.  $V_{VP1}$

09116-050




Figure 7.  $I_{VP1}$  vs.  $V_{VP1}$  (VP1 Not as Supply)

09116-053




Figure 5.  $V_{VDDCAP}$  vs.  $V_{VH}$

09116-051




Figure 8.  $I_{VH}$  vs.  $V_{VH}$  (VH as Supply)

09116-054




Figure 6.  $I_{VP1}$  vs.  $V_{VP1}$  (VP1 as Supply)

09116-052




Figure 9.  $I_{VH}$  vs.  $V_{VH}$  (VH Not as Supply)

09116-055




Figure 10. Charge-Pumped  $V_{PDO1}$  (FET Drive Mode) vs.  $I_{LOAD}$




Figure 13. DNL for ADC




Figure 11.  $V_{PDO1}$  (Strong Pull-Up to  $VPx$ ) vs.  $I_{LOAD}$




Figure 14. INL for ADC




Figure 12.  $V_{PDO1}$  (Weak Pull-Up to  $VPx$ ) vs.  $I_{LOAD}$




Figure 15. ADC Noise, Midcode Input, 10,000 Reads





Figure 16. REFOUT vs. Temperature

09116-061

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-WJJD.

Figure 17. 40-Lead Lead Frame Chip Scale Package [LFCSP\_WQ]  
 6 mm × 6 mm Body, Very Thin Quad  
 (CP-40-9)  
 Dimensions shown in millimeters

05-06-2011-A

ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
ADM1063BCPZ-EP-RL7	-40°C to +105°C	40-Lead LFCSP_WQ	CP-40-9

<sup>1</sup> Z = RoHS Compliant Part.