

16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converter

AD977/AD977A

FEATURES

Fast 16-Bit ADC

100 kSPS Throughput Rate—AD977

200 kSPS Throughput Rate—AD977A

Single 5 V Supply Operation
Power Dissipation 100 mW Max
Power-Down Mode 50 µW

Input Ranges:

Unipolar; 0 V-10 V, 0 V-5 V and 0 V-4 V

Bipolar; ±10 V, ±5 V and ±3.3 V

Choice of External or Internal 2.5 V Reference
High Speed Serial Interface
On-Chip Clock
20-Lead Skinny DIP or SOIC Package


GENERAL DESCRIPTION

28-Lead Skinny SSOP Package

The AD977/AD977A is a high speed, low power 16-bit A/D converter that operates from a single 5 V supply. The AD977A has a throughput rate of 200 kSPS whereas the AD977 has a throughput rate of 100 kSPS. Each part contains a successive approximation, switched capacitor ADC, an internal 2.5 V reference, and a high speed serial interface. The ADC is factory calibrated to minimize all linearity errors. The AD977/AD977A is specified for full scale bipolar input ranges of ± 10 V, ± 5 V and ± 3.3 V, and unipolar ranges of 0 V to 10 V, 0 V to 5 V and 0 V to 4 V.

The AD977/AD977A is comprehensively tested for ac parameters such as SNR and THD, as well as the more traditional dc parameters of offset, gain and linearity.

FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

- 1. Fast Throughput
 The AD977/AD977A is a high speed, 16-bit ADC based on
 a factory calibrated switched capacitor architecture.
- Single-Supply Operation
 The AD977/AD977A operates from a single 5 V supply and dissipates only 100 mW max.
- 3. Comprehensive DC and AC Specifications
 In addition to the traditional specifications of offset, gain
 and linearity, the AD977/AD977A is fully tested for SNR
 and THD.

REV. D

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 World Wide Web Site: http://www.analog.com
Fax: 781/326-8703 © Analog Devices, Inc., 2000

$\textbf{AD977-SPECIFICATIONS} \ \, (-40^{\circ}\text{C to } +85^{\circ}\text{C}, \, F_{s} = 100 \, \text{kHz}, \, V_{\text{DIG}} = V_{\text{ANA}} = 5 \, \text{V}, \, \text{unless otherwise noted})$

	A Grade]	B Grade			C Grad			
Parameter	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Unit
RESOLUTION	16			16			16			Bits
ANALOG INPUT										
Voltage Range			±10	0 V, 0 V to	5 V,	(See Table II)				
Impedance				See Ta		,				
Sampling Capacitance		40			40			40		pF
THROUGHPUT SPEED										
Complete Cycle			10			10			10	μs
Throughput Rate	100			100			100			kHz
DC ACCURACY										
Integral Linearity Error			±3			±2.0		±3		LSB ¹
Differential Linearity Error	-2		+3	-1		+1.75		±2		LSB
No Missing Codes	15			16				15		Bits
Transition Noise ²		1.0			1.0			1.0		LSB
Full-Scale Error ^{3, 4}			±0.5			± 0.25			±0.5	%
Full-Scale Error Drift		±7			± 7			±7		ppm/°C
Full-Scale Error										
Ext. REF = 2.5 V			± 0.5			± 0.25			± 0.5	%
Full-Scale Error Drift										
Ext. REF = 2.5 V		±2			±2			±2		ppm/°C
Bipolar Zero Error ³										
Bipolar Ranges			± 10			±10			±15	mV
Bipolar Zero Error Drift										
Bipolar Ranges		±2			±2			±2		ppm/°C
Unipolar Zero Error ³										
Unipolar Ranges			±10			±10			±10	mV
Unipolar Zero Error Drift										
Unipolar Ranges		±2			±2			±2		ppm/°C
Recovery to Rated Accuracy										
After Power-Down ⁵										
2.2 μF to CAP		1			1			1		ms
Power Supply Sensitivity			1.0			1.0			1.0	I CD
$V_{ANA} = V_{DIG} = V_D = 5 V \pm 5\%$			±8			±8			±8	LSB
AC ACCURACY										7
Spurious Free Dynamic Range ⁶	90			96			90			dB^7
Total Harmonic Distortion ⁶			-90			-96			-90	dB
Signal-to-(Noise+Distortion) ⁶	83	25		85	20		83	25		dB
-60 dB Input	0.2	27		0.5	28		0.2	27		dB
Signal-to-Noise ⁶ Full Power Bandwidth ⁸	83	700		85	700		83	700		dB kHz
		700 1.5			700 1.5			700 1.5		MHz
-3 dB Input Bandwidth		1.5			1.5			1.5		MITIZ
SAMPLING DYNAMICS		4.0			4.0			40		
Aperture Delay		40			40			40	•	ns
Transient Response, Full-Scale Step		150	2		150	2		150	2	μs
Overvoltage Recovery ⁹		150			150			150		ns
REFERENCE			2.52		a =	0.50			2.50	
Internal Reference Voltage	2.48	2.5	2.52	2.48	2.5	2.52	2.48	2.5	2.52	V
Internal Reference Source Current		1			1			1		μA
External Reference Voltage Range		0.7	0.5		2.5	2.5	0.0	0.5	0.7	
for Specified Linearity	2.3	2.5	2.7	2.3	2.5	2.7	2.3	2.5	2.7	V
External Reference Current Drain			100			100			100	
Ext. REF = 2.5 V			100			100			100	μΑ

REV. D -2-

 $^{^{1}}LSB$ means Least Significant Bit. With a ± 10 V input, one LSB is 305 μ V.

²Typical rms noise at worst case transitions and temperatures.

³Measured with fixed resistors as shown in Figures 11, 12 and 13. Adjustable to zero. Tested at room temperature.

⁴Full-Scale Error is expressed as the % difference between the actual full-scale code transition voltage and the ideal full scale transition voltage, and includes the effect of offset error. For bipolar input ranges, the Full-Scale Error is the worst case of either the -Full Scale or +Full Scale code transition voltage errors. For unipolar input ranges, Full-Scale Error is with respect to the +Full-Scale code transition voltage.

⁵External 2.5 V reference connected to REF.

External 2.5 v reference connected to Ref. (

6 f_{IN} = 20 kHz, 0.5 dB down unless otherwise noted.

7 All specifications in dB are referred to a full scale ±10 V input.

8 Full-Power Bandwidth is defined as full-scale input frequency at which Signal-to-(Noise+Distortion) degrades to 60 dB, or 10 bits of accuracy.

 $^{^9\}mbox{Recovers}$ to specified performance after a $2\times F_S$ input overvoltage.

Specifications subject to change without notice.

$\textbf{AD977A-SPECIFICATIONS} \, (-40^{\circ}\text{C to } +85^{\circ}\text{C}, \, F_{S} = 200 \, \text{kHz}, \, V_{\text{DIG}} = V_{\text{ANA}} = 5 \, \text{V}, \, \text{unless otherwise noted})$

Parameter	Min	A Grade Typ	Max	Min	B Grade Typ	Max	Min	C Grade Typ	Max	Unit
RESOLUTION	16			16			16			Bits
ANALOG INPUT Voltage Range Impedance			±10) V, 0 V to		. (See Table II)				
Sampling Capacitance		40			40			40		pF
THROUGHPUT SPEED										
Complete Cycle Throughput Rate	200		5	200		5	200		5	μs kHz
DC ACCURACY										
Integral Linearity Error Differential Linearity Error No Missing Codes Transition Noise ² Full-Scale Error ^{3, 4}	-2 15	1.0	±3 +3 ±0.5	-1 16	1.0	±2.0 +1.75		±3 ±2 15 1.0	±0.5	LSB ¹ LSB Bits LSB
Full-Scale Error Drift		± 7	_0.5		±7	±0. 2 3		±7	_0.5	ppm/°C
Full-Scale Error Ext. REF = 2.5 V Full-Scale Error Drift			±0.5			±0.25			±0.5	%
Ext. REF = 2.5 V Bipolar Zero Error ³		±2			±2			±2		ppm/°C
Bipolar Ranges Bipolar Zero Error Drift			±10			±10			±15	mV
Bipolar Ranges Unipolar Zero Error ³		±2	110		±2	. 10		±2	110	ppm/°C
Unipolar Ranges Unipolar Zero Error Drift		1.2	±10		1.2	±10		1.0	±10	mV
Unipolar Ranges Recovery to Rated Accuracy After Power-Down ⁵		±2			±2			±2		ppm/°C
2.2 μF to CAP Power Supply Sensitivity		1			1			1		ms
$V_{ANA} = V_{DIG} = V_D = 5 \text{ V} \pm 5\%$			±8			±8			±8	LSB
AC ACCURACY Spurious Free Dynamic Range ⁶ Total Harmonic Distortion ⁶	90		-90	96		-96	90		-90	dB^7 dB
Signal-to-(Noise+Distortion) ⁶ -60 dB Input Signal-to-Noise ⁶	83 83	27		85 85	28		83 83	27		dB dB dB
Full Power Bandwidth ⁸ –3 dB Input Bandwidth	63	1 2.7		83	1 2.7		63	1 2.7		MHz MHz
SAMPLING DYNAMICS Aperture Delay Transient Response, Full-Scale Step		40	1		40	1		40	1	ns
Overvoltage Recovery ⁹		150	1		150	1		150	1	μs ns
REFERENCE										
Internal Reference Voltage Internal Reference Source Current External Reference Voltage Range	2.48	2.5 1	2.52	2.48	2.5 1	2.52	2.48	2.5 1	2.52	V μA
for Specified Linearity External Reference Current Drain	2.3	2.5	2.7	2.3	2.5	2.7	2.3	2.5	2.7	V
Ext. REF = 2.5 V			1.2			1.2			1.2	mA

NOTES

REV. D -3-

 $^{^{1}}LSB$ means Least Significant Bit. With a ±10 V input, one LSB is 305 $\mu V.$

²Typical rms noise at worst case transitions and temperatures.

³Measured with fixed resistors as shown in Figures 11, 12 and 13. Adjustable to zero. Tested at room temperature.

⁴Full-Scale Error is expressed as the % difference between the actual full-scale code transition voltage and the ideal full scale transition voltage, and includes the effect of offset error. For bipolar input ranges, the Full-Scale Error is the worst case of either the –Full Scale or +Full Scale code transition voltage errors. For unipolar input ranges, Full-Scale Error is with respect to the +Full-Scale code transition voltage.

⁵External 2.5 V reference connected to REF.

 $^{^6}$ f_{IN} = 20 kHz, 0.5 dB down unless otherwise noted.

 $^{^{7}}$ All specifications in dB are referred to a full scale $\pm 10~V$ input.

⁸Full-Power Bandwidth is defined as full-scale input frequency at which Signal-to-(Noise+Distortion) degrades to 60 dB, or 10 bits of accuracy.

⁹Recovers to specified performance after a $2 \times F_S$ input overvoltage.

Specifications subject to change without notice.

AD977/AD977A—SPECIFICATIONS (Both Specs)

			A, B, C Grades		
Parameter	Conditions	Min	Typ	Max	Unit
DIGITAL INPUTS					
Logic Levels					
$ m V_{IL}$		-0.3		+0.8	V
$ m V_{IH}$		2.0		$V_{DIG} + 0.3$	V
${ m I}_{ m IL}$				± 10	μA
$I_{ m IH}$				±10	μΑ
DIGITAL OUTPUTS					
Data Format			Serial 16-Bits		
Data Coding]	Binary Two's Complement	or Straight Binary	
Pipeline Delay		Conversion	Results Only Available after	r Completed Conversion	
V_{oL}	$I_{SINK} = 1.6 \text{ mA}$			0.4	V
$ m V_{OH}$	$I_{\text{SOURCE}} = 500 \mu\text{A}$	4			V
POWER SUPPLIES					
Specified Performance					
$ m V_{DIG}$		4.75	5	5.25	V
$ m V_{ANA}$		4.75	5	5.25	V
$ m I_{DIG}$			4		mA
I_{ANA}			11		mA
Power Dissipation					
PWRD LOW				100	mW
PWRD HIGH			50		μW
TEMPERATURE RANGE					
Specified Performance	T_{MIN} to T_{MAX}	-40		+85	°C

Specifications subject to change without notice.

$\hline \textbf{TIMING SPECIFICATIONS} \text{ (AD977A: } F_S = 200 \text{ kHz, AD977: } F_S = 100 \text{ kHz, V}_{DIG} = V_{ANA} = 5 \text{ V, } -40^{\circ}\text{C to } +85^{\circ}\text{C)}$

		AD977A			AD977	'		
	Symbol	Min	Typ	Max	Min	Typ	Max	Unit
Convert Pulsewidth	t_1	50			50			ns
R/\overline{C} , \overline{CS} to \overline{BUSY} Delay	t_2			83			83	ns
BUSY LOW Time	t ₃			4.0			8.0	μs
BUSY Delay after End of Conversion	t_4		50			50		ns
Aperture Delay	t ₅		40			40		ns
Conversion Time	t ₆		3.8	4.0		7.6	8.0	μs
Acquisition Time	t ₇	1.0			2.0			μs
Throughput Time	$t_6 + t_7$			5			10	μs
R/\overline{C} Low to DATACLK Delay	t ₈		220			350		ns
DATACLK Period	t ₉		220			450		ns
DATA Valid Setup Time	t ₁₀	50			100			ns
DATA Valid Hold Time	t ₁₁	20			20			ns
EXT. DATACLK Period	t ₁₂	66			100			ns
EXT. DATACLK HIGH	t ₁₃	20			20			ns
EXT. DATACLK LOW	t ₁₄	30			30			ns
R/\overline{C} , \overline{CS} to EXT. DATACLK Setup Time	t ₁₅	20		$t_{12} + 5$	20		$t_{12} + 5$	ns
R/\overline{C} to \overline{CS} Setup Time	t ₁₆	10			10			ns
EXT. DATACLK to SYNC Delay	t ₁₇	15		66	15		66	ns
EXT. DATACLK to DATA Valid Delay	t ₁₈	25		66	25		66	ns
CS to EXT. DATACLK Rising Edge Delay	t ₁₉	10			10			ns
<u>Previous DATA Valid after \overline{CS}, R/\overline{C} Low</u>	t ₂₀	3.5			7.5			μs
BUSY to EXT. DATACLK Setup Time	t ₂₁	5			5			ns
Final EXT. DATACLK to \overline{BUSY} Rising Edge	t ₂₂			1.7			3.5	μs
TAG Valid Setup Time	t ₂₃	0			0			ns
TAG Valid Hold Time	t ₂₄	20			20			ns

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS¹

Analog Inputs	
$R1_{IN}$, $R2_{IN}$, $R3_{IN}$ ± 25 N	V
CAP+ V_{ANA} + 0.3 V to AGND2 – 0.3 V	V
REF Indefinite Short to AGND2	,
\ldots Momentary Short to V_{AN}	Α
Ground Voltage Differences	
DGND, AGND1, AGND2 ±0.3 V	
Supply Voltages	
V _{ANA} 7 V	
V_{DIG} to V_{ANA} $\pm 7~V$	
V _{DIG}	
Digital Inputs	
Internal Power Dissipation ²	
PDIP (N), SOIC (R), SSOP (RS) 700 mW	•
Junction Temperature150°C	
Storage Temperature Range N, R65°C to +150°C	
Lead Temperature Range	
(Soldering 10 sec)	

NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


²Specification is for device in free air:

20-Lead PDIP: $\theta_{IA} = 100^{\circ}\text{C/W}$, $\theta_{IC} = 31^{\circ}\text{C/W}$,

20-Lead SOIC: $\theta_{JA} = 75^{\circ}\text{C/W}$, $\theta_{JC} = 24^{\circ}\text{C/W}$,

28-Lead SSOP: $\theta_{IA} = 109^{\circ}\text{C/W}$, $\theta_{IC} = 39^{\circ}\text{C/W}$.

PIN CONFIGURATIONS






Figure 1. Load Circuit for Digital Interface Timing

ORDERING GUIDE

Model	Temperature Range	Throughput Rate	Max INL	Min S/(N+D)	Package Options*
AD977AN	−40°C to +85°C	100 kSPS	±3.0 LSB	83 dB	N-20
AD977BN	−40°C to +85°C	100 kSPS	±2.0 LSB	85 dB	N-20
AD977CN	−40°C to +85°C	100 kSPS		83 dB	N-20
AD977AAN	−40°C to +85°C	200 kSPS	±3.0 LSB	83 dB	N-20
AD977ABN	−40°C to +85°C	200 kSPS	±2.0 LSB	85 dB	N-20
AD977ACN	−40°C to +85°C	200 kSPS		83 dB	N-20
AD977AR	−40°C to +85°C	100 kSPS	±3.0 LSB	83 dB	R-20
AD977BR	−40°C to +85°C	100 kSPS	±2.0 LSB	85 dB	R-20
AD977CR	−40°C to +85°C	100 kSPS		83 dB	R-20
AD977AAR	−40°C to +85°C	200 kSPS	±3.0 LSB	83 dB	R-20
AD977ABR	−40°C to +85°C	200 kSPS	±2.0 LSB	85 dB	R-20
AD977ACR	−40°C to +85°C	200 kSPS		83 dB	R-20
AD977ARS	−40°C to +85°C	100 kSPS	±3.0 LSB	83 dB	RS-28
AD977BRS	−40°C to +85°C	100 kSPS	±2.0 LSB	85 dB	RS-28
AD977CRS	−40°C to +85°C	100 kSPS		83 dB	RS-28
AD977AARS	−40°C to +85°C	200 kSPS	±3.0 LSB	83 dB	RS-28
AD977ABRS	−40°C to +85°C	200 kSPS	±2.0 LSB	85 dB	RS-28
AD977ACRS	−40°C to +85°C	200 kSPS		83 dB	RS-28

^{*}N = 20-lead 300 mil plastic DIP; R = 20-lead SOIC; RS = 28-lead SSOP.

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD977/AD977A feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN FUNCTION DESCRIPTIONS

Pin No. DIP/SOIC	Pin No. SSOP	Mnemonic	Description
1, 3, 4	1, 3, 4	R1 _{IN} , R2 _{IN} , R3 _{IN}	Analog Input. Refer to Table I, Table II for input range configuration.
2	2	AGND1	Analog Ground. Used as the ground reference point for the REF pin.
5	6	CAP	Reference buffer output. Connect a 2.2 µF tantalum capacitor between CAP and Analog Ground.
6	7	REF	Reference Input/Output. The internal 2.5 V reference is available at this pin. Alternatively an external reference can be used to override the internal reference. In either case, connect a 2.2 µF tantalum capacitor between REF and Analog Ground.
7	9	AGND2	Analog Ground.
8	12	SB/BTC	This digital input is used to select the data format of a conversion result. With SB/BTC tied LOW, conversion data will be output in Binary Two's Complement format. With SB/BTC connected to a logic HIGH, data is output in Straight Binary format.
9	13	EXT/INT	Digital select input for choosing the internal or an external data clock. With EXT/INT tied LOW, after initiating a conversion, 16 DATACLK pulses transmit the previous conversion result as shown in Figure 3. With EXT/INT set to a logic HIGH, output data is synchronized to an external clock signal connected to the DATACLK input. Data is output as indicated in Figure 4 through Figure 9.
10	14	DGND	Digital Ground.
11	15	SYNC	Digital output frame synchronization for use with an external data clock (EXT/INT = Logic HIGH). When a read sequence is initiated, a pulse one DATACLK period wide is output synchronous to the external data clock.
12	16	DATACLK	Serial data clock input or output, dependent upon the logic state of the EXT/INT pin. When using the internal data clock (EXT/INT = Logic LOW), a conversion start sequence will initiate transmission of 16 DATACLK periods. Output data is synchronous to this clock and is valid on both its rising and falling edges (Figure 3). When using an external data clock (EXT/INT = Logic HIGH), the CS and R/C signals control how conversion data is accessed.
13	17	DATA	The serial data output is synchronized to DATACLK. Conversion results are stored in an on-chip register. The AD977 provides the conversion result, MSB first, from its internal shift register. The DATA format is determined by the logic level of SB/BTC. When using the internal data clock (EXT/INT = Logic LOW), DATA is valid on both the rising and falling edges of DATACLK. Between conversions DATA will remain at the level of the TAG input when the conversion was started. Using an external data clock (EXT/INT = Logic HIGH) allows previous conversion data to be accessed during a conversion (Figures 5, 7 and 9) or the conversion result can be accessed after the completion of a conversion (Figures 4, 6 and 8).
14	19	TAG	This digital input can be used with an external data clock, (EXT/INT = Logic HIGH) to daisy chain the conversion results from two or more AD977s onto a single DATA line. The digital data level on TAG is output on DATA with a delay of 16 or 17 external DATACLK periods after the initiation of the read sequence. Dependent on whether a SYNC is not present or present.
15	21	R/C	Read/Convert Input. Is used to control the conversion and read modes of the AD977. With \overline{CS} LOW; a falling edge on R/\overline{C} holds the analog input signal internally and starts a conversion, a rising edge enables the transmission of the conversion result.
16	24	CS	Chip Select Input. With R/\overline{C} LOW, a falling edge on \overline{CS} will initiate a conversion. With R/\overline{C} HIGH, a falling edge on \overline{CS} will enable the serial data output sequence.
17	25	BUSY	Busy Output. Goes LOW when a conversion is started, and remains LOW until the conversion is completed and the data is latched into the on-chip shift register.
18	26	PWRD	Power-Down Input. When set to a logic HIGH power consumption is reduced and conversions are inhibited. The conversion result from the previous conversion is stored in the onboard shift register.
19	27	V _{ANA}	Analog Power Supply. Nominally 5 V.
20	28	V_{DIG}	Digital Power Supply. Nominally 5 V.

-6- REV. D

DEFINITION OF SPECIFICATIONS INTEGRAL NONLINEARITY ERROR (INL)

Linearity error refers to the deviation of each individual code from a line drawn from "negative full scale" through "positive full scale." The point used as "negative full scale" occurs 1/2 LSB before the first code transition. "Positive full scale" is defined as a level 1 1/2 LSB beyond the last code transition. The deviation is measured from the middle of each particular code to the true straight line.

DIFFERENTIAL NONLINEARITY ERROR (DNL)

In an ideal ADC, code transitions are 1 LSB apart. Differential nonlinearity is the maximum deviation from this ideal value. It is often specified in terms of resolution for which no missing codes are guaranteed.

FULL-SCALE ERROR

The last + transition (from 011...10 to 011...11 for two's complement format) should occur for an analog voltage 1 1/2 LSB below the nominal full scale (9.9995422 V for a ± 10 V range). The full-scale error is the deviation of the actual level of the last transition from the ideal level.

BIPOLAR ZERO ERROR

Bipolar zero error is the difference between the ideal midscale input voltage (0 V) and the actual voltage producing the midscale output code.

UNIPOLAR ZERO ERROR

In unipolar mode, the first transition should occur at a level 1/2 LSB above analog ground. Unipolar zero error is the deviation of the actual transition from that point.

SPURIOUS FREE DYNAMIC RANGE

The difference, in decibels (dB), between the rms amplitude of the input signal and the peak spurious signal.

TOTAL HARMONIC DISTORTION (THD)

THD is the ratio of the rms sum of the first six harmonic components to the rms value of a full-scale input signal and is expressed in decibels.

SIGNAL TO (NOISE AND DISTORTION) (S/[N+D]) RATIO

S/(N+D) is the ratio of the rms value of the measured input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for S/(N+D) is expressed in decibels.

FULL POWER BANDWIDTH

The full power bandwidth is defined as the full-scale input frequency at which the S/(N+D) degrades to 60 dB, 10 bits of accuracy.

APERTURE DELAY

Aperture delay is a measure of the acquisition performance, and is measured from the falling edge of the R/\overline{C} input to when the input signal is held for a conversion.

TRANSIENT RESPONSE

The time required for the AD977/AD977A to achieve its rated accuracy after a full-scale step function is applied to its input.

OVERVOLTAGE RECOVERY

The time required for the ADC to recover to full accuracy after an analog input signal 150% of full-scale is reduced to 50% of the full-scale value.

REV. D –7–

CONVERSION CONTROL

The AD977/AD977A is controlled by two signals: R/\overline{C} and \overline{CS} . When R/\overline{C} is brought low, with \overline{CS} low, for a minimum of 50 ns, the input signal will be held on the internal capacitor array and a conversion "n" will begin. Once the conversion process does begin, the BUSY signal will go low until the conversion is complete. Internally, the signals R/\overline{C} and \overline{CS} are OR'd together and there is no requirement on which signal is taken low first when initiating a conversion. The only requirement is that there be at least 10 ns of delay between the two signals being taken low. After the conversion is complete the \overline{BUSY} signal will return high and the AD977/AD977A will again resume tracking the input signal. Under certain conditions the \overline{CS} pin can be tied Low and R/\overline{C} will be used to determine whether you are initiating a conversion or reading data. On the first conversion, after the AD977/AD977A is powered up, the DATA output will be indeterminate.

Conversion results can be clocked serially out of the AD977/ AD977A using either an internal clock, generated by the AD977/AD977A, or by using an external clock. The AD977/ AD977A is configured for the internal data clock mode by pulling the EXT/INT pin low. It is configured for the external clock mode by pulling the EXT/INT pin high.

INTERNAL DATA CLOCK MODE

The AD977/AD977A is configured to generate and provide the data clock when the EXT/ $\overline{\text{INT}}$ pin is held low. Typically $\overline{\text{CS}}$ will be tied low and $R/\overline{\text{C}}$ will be used to initiate a conversion "n." During the conversion the AD977/AD977A will output 16 bits of data, MSB first, from conversion "n-1" on the DATA pin. This data will be synchronized with 16 clock pulses provided on the DATACLK pin. The output data will be valid on both the rising and falling edge of the data clock as shown in Figure 3. After the LSB has been presented, the DATA pin will assume whatever state the TAG input was at during the start of conversion, and the DATACLK pin will stay low until another conversion is initiated.

EXTERNAL DATA CLOCK MODE

The AD977/AD977A is configured to accept an externally supplied data clock when the EXT/INT pin is held high. This mode of operation provides several methods by which conversion results can be read from the AD977/AD977A. The output data from conversion "n-1" can be read during conversion "n," or the output data from conversion "n" can be read after the conversion is complete. The external clock can be either a continuous or discontinuous clock. A discontinuous clock can be either




Figure 2. Basic Conversion Timing




Figure 3. Serial Data Timing for Reading Previous Conversion Results with Internal Clock (\overline{CS} , EXT/ \overline{INT} and TAG Set to Logic Low)

-8- REV. D

normally low or normally high when inactive. In the case of the discontinuous clock, the AD977/AD977A can be configured to either generate or not generate a SYNC output (with a continuous clock a SYNC output will always be produced).

Each of the methods will be described in the following sections and are illustrated in Figures 4 through 9. It should be noted that all timing diagrams assume that the receiving device is latching data on the rising edge of the external clock. If the falling edge of DATACLK is used then, in the case of a discontinuous clock, one less clock pulse is required than shown in Figures 4 through 7 to latch in a 16-bit word. Note that data is valid on the falling edge of a clock pulse (for t_{13} greater than t_{18}) and the rising edge of the next clock pulse.

The AD977 provides error correction circuitry that can correct for an improper bit decision made during the first half of the conversion cycle. Normally the occurrence of an incorrect bit decision during a conversion cycle is irreversible. This error occurs as a result of noise during the time of the decision or due to insufficient settling time. As the AD977/AD977A is performing a conversion it is important that transitions not occur on digital input/output pins or degradation of the conversion result could occur. This is particularly important during the second half of the conversion process. For this reason it is recommended that when an external clock is being provided it be a discontinuous clock that is not toggling during the time that $\overline{\rm BUSY}$ is low or, more importantly, that it does not transition during the latter half of $\overline{\rm BUSY}$ low.

EXTERNAL DISCONTINUOUS CLOCK DATA READ AFTER CONVERSION NO SYNC OUTPUT GENERATED

Figure 4 illustrates the method by which data from conversion "n" can be read after the conversion is complete using a discontinuous external clock without the generation of a SYNC output. After a conversion is complete, indicated by BUSY returning high, the result of that conversion can be read while \overline{CS} is Low and R/\overline{C} is high. In this mode \overline{CS} can be tied low. The MSB will be valid on the first falling edge and the second rising edge of DATACLK. The LSB will be valid on the 16th falling edge and the 17th rising edge of DATACLK. A minimum of 16 clock pulses are required for DATACLK if the receiving device will be latching data on the falling edge of DATACLK. A minimum of 17 clock pulses are required for DATACLK if the receiving device will be latching data on the rising edge of DATACLK. Approximately 40 ns after the 17th rising edge of DATACLK (if provided) the DATA output pin will reflect the state of the TAG input pin during the first rising edge of DATACLK.

The advantage of this method of reading data is that it is not being clocked out during a conversion and therefore conversion performance is not degraded.

When reading data after the conversion is complete, with the highest frequency permitted for DATACLK (15.15 MHz), and with the AD977A, the maximum possible throughput is approximately 195 kHz and not the rated 200 kHz.

For details on use of the TAG input with this mode see the Use of the Tag Feature section.




Figure 4. Conversion and Read Timing Using an External Discontinuous Data Clock (EXT/INT Set to Logic High, CS Set to Logic Low)

REV. D –9–

EXTERNAL DISCONTINUOUS CLOCK DATA READ DURING CONVERSION NO SYNC OUTPUT GENERATED

Figure 5 illustrates the method by which data from conversion "n-1" can be read during conversion "n" while using a discontinuous external clock, without the generation of a SYNC output. After a conversion is initiated, indicated by BUSY going low, the result of the previous conversion can be read while \overline{CS} is low and R/\overline{C} is high. In this mode \overline{CS} can be tied low. The MSB will be valid on the 1st falling edge and the 2nd rising edge of DATACLK. The LSB will be valid on the 16th falling edge and the 17th rising edge of DATACLK. A minimum of 16 clock pulses are required for DATACLK if the receiving device will be latching data on the falling edge of DATACLK. A minimum of 17 clock pulses are required for DATACLK if the receiving device will be latching data on the rising edge of DATACLK. Approximately 40 ns after the 17th rising edge of DATACLK (if provided) the DATA output pin will reflect the state of the TAG input pin during the first rising edge of DATACLK.

For both the AD977 and the AD977A the data should be clocked out during the first half of \overline{BUSY} so not to degrade conversion performance. For the AD977 this requires use of a 4.8 MHz DATACLK or greater with data being read out as soon as the conversion process begins. For the AD977A it requires use of a 10 MHz DATACLK or greater.

It is not recommended that data be shifted through the TAG input in this mode as it will certainly result in clocking of data during the second half of the conversion.

EXTERNAL DISCONTINUOUS CLOCK DATA READ AFTER CONVERSION WITH SYNC OUTPUT GENERATED

Figure 6 illustrates the method by which data from conversion "n" can be read after the conversion is complete using a discontinuous external clock, with the generation of a SYNC output. What permits the generation of a SYNC output is a transition of DATACLK while either \overline{CS} is high or while both \overline{CS} and R/\overline{C} are low. After a conversion is complete, indicated by $\overline{\rm BUSY}$ returning high, the result of that conversion can be read while \overline{CS} is Low and R/ \overline{C} is high. In this mode \overline{CS} can be tied low. In Figure 6 clock pulse #0 is used to enable the generation of a SYNC pulse. The SYNC pulse is actually clocked out approximately 40 ns after the rising edge of clock pulse #1. The SYNC pulse will be valid on the falling edge of clock pulse #1 and the rising edge of clock pulse #2. The MSB will be valid on the falling edge of clock pulse #2 and the rising edge of clock pulse #3. The LSB will be valid on the falling edge of clock pulse #17 and the rising edge of clock pulse #18. Approximately 40 ns after the rising edge of clock pulse #18 the DATA output pin will reflect the state of the TAG input pin during the rising edge of clock pulse #2. The advantage of this method of reading data is that it is not being clocked out during a conversion and therefore conversion performance is not degraded.

When reading data after the conversion is complete, with the highest frequency permitted for DATACLK (15.15 MHz), and with the AD977A, the maximum possible throughput is approximately 195 kHz and not the rated 200 kHz.

For details on use of the TAG input with this mode see the Use of the TAG Input section.




Figure 5. Conversion and Read Timing for Reading Previous Conversion Results During A Conversion Using External Discontinuous Data Clock (EXT/INT Set to Logic High, CS Set to Logic Low)

-10- REV. D




Figure 6. Conversion and Read Timing Using An External Discontinuous Data Clock (EXT/INT Set to Logic High, CS Set to Logic Low)

EXTERNAL DISCONTINUOUS CLOCK DATA READ DURING CONVERSION WITH SYNC OUTPUT GENERATED

Figure 7 illustrates the method by which data from conversion "n-1" can be read during conversion "n" while using a discontinuous external clock, with the generation of a SYNC output. What permits the generation of a SYNC output is a transition of DATACLK while either \overline{CS} is High or while both \overline{CS} and R/\overline{C} are low. In Figure 7 a conversion is initiated by taking R/\overline{C} low with \overline{CS} tied low. While this condition exists a transition of DATACLK, clock pulse #0, will enable the generation of a SYNC pulse. Less then 83 ns after R/\overline{C} is taken low the \overline{BUSY} output will go low to indicate that the conversion process has

began. Figure 7 shows R/\overline{C} then going high and after a delay of greater than 15 ns (t₁₅) clock pulse #1 can be taken high to request the SYNC output. The SYNC output will appear approximately 40 ns after this rising edge and will be valid on the falling edge of clock pulse #1 and the rising edge of clock pulse #2. The MSB will be valid approximately 40 ns after the rising edge of clock pulse #2 and can be latched off either the falling edge of clock pulse #2 or the rising edge of clock pulse #3. The LSB will be valid on the falling edge of clock pulse #17 and the rising edge of clock pulse #18. Approximately 40 ns after the rising edge of clock pulse #18, the DATA output pin will reflect the state of the TAG input pin during the rising edge of clock pulse #2.




Figure 7. Conversion and Read Timing for Reading Previous Conversion Results During a Conversion Using External Discontinuous Data Clock (EXT/INT Set to Logic High, CS Set to Logic Low)

REV. D –11–

For both the AD977 and the AD977A the data should be clocked out during the first half of BUSY so not to degrade conversion performance. For the AD977 this requires use of a 4.8 MHz DATACLK or greater, with data being read out as soon as the conversion process begins. For the AD977A it requires use of a 10 MHz DATACLK or greater.

It is not recommended that data be shifted through the TAG input in this mode as it will certainly result in clocking of data during the second half of the conversion.

EXTERNAL CONTINUOUS CLOCK DATA READ AFTER CONVERSION WITH SYNC OUTPUT GENERATED

Figure 8 illustrates the method by which data from conversion "n" can be read after the conversion is complete using a continuous external clock, with the generation of a SYNC output. What permits the generation of a SYNC output is a transition of DATACLK while either $\overline{\text{CS}}$ is high or while both $\overline{\text{CS}}$ and $R/\overline{\text{C}}$ are low.

With a continuous clock the $\overline{\text{CS}}$ pin cannot be tied low as it could be with a discontinuous clock. Use of a continuous clock, while a conversion is occurring, can increase the DNL and Transition Noise of the AD977/AD977A.

After a conversion is complete, indicated by \overline{BUSY} returning high, the result of that conversion can be read while \overline{CS} is low and R/\overline{C} is high. In Figure 8 clock pulse #0 is used to enable the generation of a SYNC pulse. The SYNC pulse is actually clocked out approximately 40 ns after the rising edge of clock pulse #1. The SYNC pulse will be valid on the falling edge of clock pulse #1 and the rising edge of clock pulse #2. The MSB will be valid on the falling edge of clock pulse #2 and the rising edge of clock pulse #3. The LSB will be valid on the falling edge of clock pulse #18. Approximately 50 ns after the rising edge of clock pulse #18 the DATA output pin will reflect the state of the TAG input pin during the rising edge of clock pulse #2.

When reading data after the conversion is complete, with the highest frequency permitted for DATACLK (15.15 MHz) and, with the AD977A, the maximum possible throughput is approximately 195 kHz and not the rated 200 kHz.

For details on use of the TAG input with this mode see the Use of the TAG Input section.




Figure 8. Conversion and Read Timing Using an External Continuous Data Clock (EXT/INT Set to Logic High)

–12– REV. D

EXTERNAL CONTINUOUS CLOCK DATA READ DURING CONVERSION WITH SYNC OUTPUT GENERATED

Figure 9 illustrates the method by which data from conversion "n-1" can be read during conversion "n" while using a continuous external clock with the generation of a SYNC output. What permits the generation of a SYNC output is a transition of DATACLK while either \overline{CS} is high or while both \overline{CS} and R/\overline{C} are low.

With a continuous clock the $\overline{\text{CS}}$ pin cannot be tied low as it could be with a discontinuous clock. Use of a continuous clock while a conversion is occurring can increase the DNL and Transition Noise of the AD977/AD977A.

In Figure 9 a conversion is initiated by taking R/\overline{C} low with \overline{CS} held low. While this condition exists a transition of DATACLK, clock pulse #0, will enable the generation of a SYNC pulse. Less then 83 ns after R/\overline{C} is taken low the \overline{BUSY} output will go low to indicate that the conversion process has began. Figure 9 shows R/\overline{C} then going high and after a delay of greater than

15 ns (t₁₅), clock pulse #1 can be taken high to request the SYNC output. The SYNC output will appear approximately 50 ns after this rising edge and will be valid on the falling edge of clock pulse #1 and the rising edge of clock pulse #2. The MSB will be valid approximately 40 ns after the rising edge of clock pulse #2 and can be latched off either the falling edge of clock pulse #2 or the rising edge of clock pulse #3. The LSB will be valid on the falling edge of clock pulse #17 and the rising edge of clock pulse #18. Approximately 40 ns after the rising edge of clock pulse #18, the DATA output pin will reflect the state of the TAG input pin during the rising edge of clock pulse #2.

For both the AD977 and the AD977A the data should be clocked out during the 1st half of \overline{BUSY} so as not to degrade conversion performance. For the AD977 this requires use of a 4.8 MHz DATACLK or greater with data being read out as soon as the conversion process begins. For the AD977A it requires use of a 10 MHz DATACLK or greater.




Figure 9. Conversion and Read Timing for Reading Previous Conversion Results During a Conversion Using An External Continuous Data Clock (EXT/INT Set to Logic High)

REV. D –13–

Table I. AD977A Analog Input Configuration

Input Voltage Range	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		Connect R3 _{IN} to	Input Impedance
±10 V	V_{IN}	AGND	2.5 V	11.5 kΩ
±5 V	AGND	$ m V_{IN}$	2.5 V	$6.7~\mathrm{k}\Omega$
±3.3 V	V_{IN}	$ m V_{IN}$	2.5 V	$5.4~\mathrm{k}\Omega$
0 V to 10 V	AGND	$ m V_{IN}$	AGND	$6.7~\mathrm{k}\Omega$
0 V to 5 V	AGND	AGND	V_{IN}	$5.0~\mathrm{k}\Omega$
0 V to 4 V	V_{IN}	AGND	$V_{\rm IN}$	$5.4~\mathrm{k}\Omega$

Table II. AD977 Analog Input Configuration

Input Voltage Range	Connect R1 _{IN} via 200 Ω to	Connect R2 _{IN} via 100 Ω to	Connect R3 _{IN} to	Input Impedance
±10 V	$V_{\rm IN}$	AGND	CAP	22.9 kΩ
±5 V	AGND	V_{IN}	CAP	13.3 kΩ
±3.3 V	V_{IN}	V_{IN}	CAP	10.7 kΩ
0 V to 10 V	AGND	V_{IN}	AGND	13.3 kΩ
0 V to 5 V	AGND	AGND	V_{IN}	10.0 kΩ
0 V to 4 V	V_{IN}	AGND	V_{IN}	10.7 kΩ

ANALOG INPUTS

The AD977/AD977A is specified to operate with six full-scale analog input ranges. Connections required for each of the three analog inputs, $R1_{\rm IN}$, $R2_{\rm IN}$ and $R3_{\rm IN}$, and the resulting full-scale ranges, are shown in Table I and Table II. The nominal input impedance for each analog input range is also shown. Table III shows the output codes for the ideal input voltages of each of the six analog input ranges.

The analog input section has a $\pm 25~V$ overvoltage protection on $R1_{\rm IN}$ and $R2_{\rm IN}.$ Since the AD977/AD977A has two analog grounds it is important to ensure that the analog input is referenced to the AGND1 pin, the low current ground. This will minimize any problems associated with a resistive ground drop. It is also important to ensure that the analog input of the AD977/AD977A is driven by a low impedance source. With its primarily resistive analog input circuitry, the ADC can be driven by a wide selection of general purpose amplifiers.

To best match the low distortion requirements of the AD977/AD977A, care should be taken in the selection of the drive circuitry op amp.

Figure 10 shows the simplified analog input section for the AD977/AD977A. Since the AD977/AD977A can operate with an internal or external reference, and several different analog input ranges, the full-scale analog input range is best represented with a voltage that spans 0 V to V_{REF} across the 40 pF sampling capacitor. The onboard resistors are laser trimmed to ratio match for adjustment of offset and full-scale error using fixed external resistors.

The configurations shown in Figures 12 and 13 are required to obtain the data sheet specifications for offset and full-scale error. The external fixed resistors are used during factory calibration so

that a single 5 V supply can be used to bias the hardware trim circuitry. With the hardware adjust circuits shown in Figures 12 and 13, offset and full-scale error can be trimmed to zero. Refer to the Offset and Gain Adjust section.

If larger offset and full-scale errors are permitted, or if software calibration is used, the external resistors can be omitted. Table IV shows the resultant input ranges and offset and full-scale errors.

Using the AD977A with Bipolar Input Ranges

The connection diagrams in Figure 11 show a buffer amplifier required for bipolar operation of the AD977A when using the internal reference. The buffer amplifier is required to isolate the CAP pin from the signal dependent current in the R3_{IN} pin. A high speed op amp such as the AD8031 can be used with a single 5 V power supply without degrading the performance of the AD977A. The buffer must have good settling characteristics and provide low total noise within the input bandwidth of the AD977A.




Figure 10. AD977/AD977A Simplified Analog Input

Table III. Output Codes and Ideal Input Voltages

Description			Analog	Input			Digital Two's Complement (SB/BTC LOW)	Output Straight Binary (SB/BTC HIGH)
Full-Scale Range	±10 V	±5 V	±3.33 V	0 V to 10 V	0 V to 5 V	0 V to 4 V		
Least Significant Bit	305 μV	153 μV	102 μV	153 μV	76 μV	61 μV		
+Full Scale (FS-1 LSB)	9.999695 V	4.999847 V	3.333231 V	9.999847 V	4.999924 V	3.999939 V	0111 1111 1111 1111	1111 1111 1111 1111
Midscale	0 V	0 V	0 V	5 V	2.5 V	2 V	0000 0000 0000 0000	1000 0000 0000 0000
One LSB Below Midscale	–305 μV	–153 μV	-102 μV	4.999847 V	2.499924 V	1.999939 V	1111 1111 1111 1111	0111 1111 1111 1111
-Full Scale	-10 V	-5 V	-3.333333 V	0 V	0 V	0 V	1000 0000 0000 0000	0000 0000 0000 0000

Table IV. Input Ranges, Offset and Full-Scale Errors Without External Resistors

AD977	Offset Error	Full-Scale Error	AD977A	Offset Error	Full-Scale Error
Input Range	A/B/C Grade	A/B/C Grade	Input Range	A/B/C Grade	A/B/C Grade
-9.890 V to 9.90 V	±25 mV/±25 mV	±0.75%/±0.50%	-9.800 V to 9.970 V	±40 mV/±40 mV	±0.80%/±0.55%
-4.943 V to 4.995 V	±25 mV/±25 mV	±0.75%/±0.50%	-4.900 V to 4.985 V	±40 mV/±40 mV	±0.80%/±0.55%
-3.295 V to 3.330 V	±25 mV/±25 mV	±0.75%/±0.50%	-3.267 V to 3.323 V	±40 mV/±40 mV	±0.80%/±0.55%
0.008 V to 9.946 V	±10 mV/±10 mV	±0.75%/±0.50%	0.007 V to 9.893 V	±10 mV/±10 mV	±0.75%/±0.50%
0.004 V to 5.023 V	±10 mV/±10 mV	±0.75%/±0.50%	0.004 V to 5.039 V	±10 mV/±10 mV	±0.75%/±0.50%
0.003 V to 4.010 V	±10 mV/±10 mV	±0.75%/±0.50%	0.003 V to 4.016 V	±10 mV/±10 mV	±0.75%/±0.50%




Figure 11. AD977A Bipolar Input Configuration Using the Internal Reference; (a) $V_{IN} = \pm 10 \text{ V}$, (b) $V_{IN} = \pm 5 \text{ V}$, (c) $V_{IN} = \pm 3.33 \text{ V}$

REV. D –15–

BIPOLAR CONNECTION FOR AD977 STANDARD CONNECTION WITHOUT **INPUT** STANDARD CONNECTION WITH **RANGE OFFSET AND GAIN ADJUST OFFSET AND GAIN ADJUST** R1_{IN} R1_{IN} AGND1 AGND1 33.2kΩ ≶ ±10V 33.2k Ω CAP 2.2μF 2.2μF AD977 AD977 REF AGND2 AGND2 AGND1 AGND1 33.2k Ω 100Ω 33.2kΩ ≶ ±5V CAP CAP AD977 AD977 576k Ω REF AGND2 AGND2 200Ω 200Ω AGND1 AGND1 100Ω ≶ 100Ω ≶ 33.2k Ω R3_{IN} 33.2kΩ ≷ CAP ±3.33V CAP 2.2μF AD977 AD977 576kΩ REF AGND2 AGND2

Figure 12. AD977 Bipolar Analog Input Configuration

UNIPOLAR CONNECTION FOR AD977A AND AD977 STANDARD CONNECTION WITHOUT **INPUT** STANDARD CONNECTION WITH **RANGE OFFSET AND GAIN ADJUST OFFSET AND GAIN ADJUST** OR1IN R1_{IN} AGND1 AGND1 33.2kΩ 0V-10V AD977/ AD977/ AD977A **AD977A** 576kΩ REF AGND2 AGND2 R1_{IN} 5V AGND1 AGND1 33.2k Ω D R2_{IN} R2_{IN} R3_{IN} 0V-5V V_{IN} C AD977/ $2.2 \mu \text{F}$ AD977/ **AD977A AD977A** 576k Ω 2.2μF REF REF AGND2 AGND2 200Ω AGND1 AGND1 100 Ω 100 Ω R2_{IN} R2_{IN} 33.2kΩ ≶ 33.2kΩ 0V-4V AD977/ AD977/ **AD977A** 576kΩ AD977A **50k**Ω REF 2.2μF AGND2

Figure 13. AD977/AD977A Unipolar Analog Input Configuration

REV. D –17–

VOLTAGE REFERENCE

The AD977/AD977A has an on-chip temperature compensated bandgap voltage reference that is factory trimmed to 2.5 V ±20 mV. The accuracy of the AD977/AD977A over the specified temperature ranges is dominated by the drift performance of the voltage reference. The on-chip voltage reference is lasertrimmed to provide a typical drift of 7 ppm/°C. This typical drift characteristic is shown in Figure 14, which is a plot of the change in reference voltage (in mV) versus the change in temperature—notice the plot is normalized for zero error at 25°C. If improved drift performance is required, an external reference such as the AD780 should be used to provide a drift as low as 3 ppm/°C. In order to simplify the drive requirements of the voltage reference (internal or external), an onboard reference buffer is provided. The output of this buffer is provided at the CAP pin and is available to the user; however, when externally loading the reference buffer, it is important to make sure that proper precautions are taken to minimize any degradation in the ADC's performance. Figure 15 shows the load regulation of the reference buffer. Notice that this figure is also normalized so that there is zero error with no dc load. In the linear region, the output impedance at this point is typically 1 Ω . Because of this 1 Ω output impedance, it is important to minimize any ac or




Figure 14. Reference Drift




Figure 15. CAP Pin Load Regulation

input dependent loads that will lead to increased distortion. Any dc loads will simply act as a gain error. Although the typical characteristic of Figure 15 shows that the AD977/AD977A is capable of driving loads greater than 15 mA, it is recommended that the steady state current not exceed 2 mA.

Using an External Reference

In addition to the on-chip reference, an external 2.5 V reference can be applied. When choosing an external reference for a 16-bit application, however, careful attention should be paid to noise and temperature drift. These critical specifications can have a significant effect on the ADC performance.

Figures 16a and 16b show the AD977/AD977A used in bipolar mode with the AD780 voltage reference applied to the REF pin. It is important to note that in Figure 16a the R3_{IN} pin is connected to the CAP pin whereas in Figure 16b the R3_{IN} pin of the AD977A is returned to the output of the external reference. The AD780 is a bandgap reference that exhibits ultralow drift, low initial error and low output noise. In Figure 16b, the value for C1 is only applicable to applications using the AD780. In applications using a different external reference a different value for C1 may be required. For low power applications, the REF192 provides a low quiescent current, high accuracy and low temperature drift solution.




Figure 16a. AD780 External Reference to AD977 Configured for ±10 V Input Range




Figure 16b. AD780 External Reference to AD977A Configured for ± 10 V Input Range

OFFSET AND GAIN ADJUSTMENT

The AD977/AD977A is factory trimmed to minimize gain, offset and linearity errors. In some applications, where the analog input signal is required to meet the full dynamic range of the ADC, the gain and offset errors need to be externally trimmed to zero. Figures 12 and 13 show the required trim circuitry to correct for these offset and gain errors.

Where adjustment is required, offset error must be corrected before gain error. To achieve this in the bipolar input configuration, trim the offset potentiometer with the input voltage set to 1/2 LSB below ground. Then adjust the potentiometer until the major carry transition is located between 1111 1111 1111 1111 and 0000 0000 0000 0000. To adjust the gain error, an analog signal should be input at either the first code transition (ADC negative full scale) or the last code transition (ADC positive full scale). Thus, to adjust for full-scale error, an input voltage of FS/2 - 3/2 LSBs can be applied to V_{IN} , and the gain potentiometer should be adjusted until the output code flickers between the last positive code transition 0111 1111 1111 1111 and 0111 1111 1111 1110. Should the first code transition need adjusting, the trim procedure should consist of applying an analog input signal of -FS/2 + 1/2 LSB to the V_{IN} input and adjusting the trim until the output code flickers between 1000 0000 0000 0000 and 1000 0000 0000 0001.

AC PERFORMANCE

The AD977/AD977A is fully specified and tested for dynamic performance specifications. The ac parameters are required for signal processing applications such as speech recognition and spectrum analysis. These applications require information on the ADC's effect on the spectral content of the input signal. Hence, the parameters for which the AD977/AD977A is specified include S/(N+D), THD and Spurious Free Dynamic Range. These terms are discussed in greater detail in the following sections.

As a general rule, it is recommended that the results from several conversions be averaged to reduce the effects of noise and thus improve parameters such as S/(N+D) and THD. The ac performance of the AD977/AD977A can be optimized by operating the ADC at its maximum sampling rate of 100 kHz/200 kHz and digitally filtering the resulting bit stream to the desired signal bandwidth. By distributing noise over a wider frequency range the noise density in the frequency band of interest can be reduced. For example, if the required input bandwidth is 50 kHz,




Figure 17. FFT Plot

the AD977/AD977A could be oversampled by a factor of 2/4. This would yield a 3/6 dB improvement in the effective SNR performance.

DC PERFORMANCE

The factory calibration scheme used for the AD977/AD977A compensates for bit weight errors that may exist in the capacitor array. The mismatch in capacitor values is adjusted (using the calibration coefficients) during a conversion resulting in excellent dc linearity performance. Figures 18, 19, 20, 21, 22 and 23, respectively, show typical INL, typical DNL, typical positive and negative INL and DNL distribution plots for the AD977/AD977A at 25°C.

A histogram test is a statistical method for deriving an A/D converter's differential nonlinearity. A ramp input is sampled by the ADC and a large number of conversions are taken at each voltage level, averaged then stored. The effect of averaging is to reduce the transition noise by 1/n. If 64 samples are averaged at each point, the effect of transition noise is reduced by a factor of 8, i.e., a transition noise of 0.8 LSBs rms is reduced to 0.1 LSBs rms. Theoretically the codes, during a test of DNL, would all be the same size and therefore have an equal number of occurrences. A code with an average number of occurrences would have a DNL of "0." A code that is different from the average would have a DNL that was either greater or less than zero LSB. A DNL of -1 LSB indicates that there is a missing code present at the 16-bit level and that the ADC exhibits 15-bit performance.




Figure 18. INL Plot




Figure 19. DNL Plot




Figure 20. Typical Positive INL Distribution (999 Units)




Figure 21. Typical Negative INL Distribution (999 Units)




Figure 22. Typical Positive DNL Distribution (999 Units)




Figure 23. Typical Negative DNL Distribution (999 Units)




Figure 24. S/(N+D) vs. Input Frequency




Figure 25. AC Parameters vs. Temperature

DC CODE UNCERTAINTY

Ideally, a fixed dc input should result in the same output code for repetitive conversions; however, as a consequence of unavoidable circuit noise within the wideband circuits of the ADC, a range of output codes may occur for a given input voltage. Thus, when a dc signal is applied to the AD977/AD977A input and 10,000 conversions are recorded, the result will be a distribution of codes as shown in Figure 26. This histogram shows a bell shaped curve consistent with the Gaussian nature of thermal noise. The histogram is approximately seven codes wide. The standard deviation of this Gaussian distribution results in a code transition noise of 1 LSB rms.




Figure 26. Histogram of 10,000 Conversions of a DC Input

USE OF THE TAG INPUT

The AD977/AD977A provides a TAG input pin for cascading multiple converters together. This feature is useful for reducing component count in systems where an isolation barrier must be crossed and is also useful for systems with a limited capacity for interfacing to a large number of converters.

The tag feature only works in the external clock mode and requires that the DATA output of a "upstream" device be connected to the TAG input of an "downstream" device.

An example of the concatenation of two devices is shown in Figure 27 and their resultant output is shown in Figure 28.

In Figure 27, the paralleled R/\overline{C} ensures that each AD977/ AD977A will simultaneously sample their inputs. In Figure 28, a "null" bit is shown between each 16-bit word associated with each ADC in the serial data output stream. This is the result of a minimum value for "External Data Clock to Data Valid Delay" (t_{18}) that is greater than the "TAG Valid Setup Time" (t_{23}). In other words, when you concatenate two or more AD977/AD977As the MSB on the downstream device will not be present on the TAG input of the upstream device in time to meet the setup time requirement of the TAG input.

If the serial data stream is going to a parallel port of a microprocessor that is also providing the serial data clock, then the microprocessor's firmware can be written to "throw away" the null bit. If the serial data stream is going to a serial port then external "glue" logic will have to be added to make the interface work. If the serial port has a "sync" input then this can be used to throw away the null bit if the sync input is toggled each time the null bit appears.

If the application does not require simultaneous sampling, the null bit can be completely avoided by delaying the R/\overline{C} signal of each upstream device by one clock cycle with respect to its immediate downstream device. This bit time delay can be accomplished through a D-type flip-flop that delays the R/\overline{C} signal at its D-input by one cycle of the serial data clock that is at its clock input.




Figure 27. Two AD977/AD977A's Utilizing Tag

It is not recommended that the TAG feature be used with the read during convert mode because this will require data to be clocked out during the second half of the conversion process. It is recommended that the read after convert mode be used in an application that wants to take advantage of the TAG feature. To improve the data throughput a combination of the two data read methods can be used and is described as follows.

If two or more AD977/AD977As are to have their data output concatenated together in a single data stream, and if data throughput is to be maximized, a system could be designed such that the upstream device data is read during the first half of its conversion process and the remainder of the downstream devices read during the time between conversions. Assume three AD977As are to have their data concatenated. Assume the further most downstream device is referred to as device #1 and the further most upstream device as #3. Each device is driven from a common DATACLK and R/\overline{C} control signal, the \overline{CS} input of each device is tied to ground. The three BUSY outputs should be OR'd together to form a composite BUSY. After the conversion is complete, as indicated by the composite BUSY going high, an external, normally low, 15.15 MHz DATACLK can be toggled 34 times to first read the data first from device #3 and then from device #2. When the composite BUSY goes low to indicate the beginning of the conversion process the external DATA-CLK can be toggled 17 times to read the data from device #1 during the first half of the conversion process. Using this technique it would be possible to read in the data from the three devices in approximately 6.4 us for a throughput of approximately 156 kHz The receiving device would have to deal with the null bit between data from device #2 and #3. The receiving device would also have to be capable of starting and stopping the external DATACLK at the appropriate times.

The TAG input, when unused, should always be tied either high or low and not be allowed to float.

REV. D –21–




Figure 28. TAG Timing Diagram for Two Concatenated AD977/AD977As

POWER-DOWN FEATURE

The AD977/AD977A has analog and reference power-down capability through the PWRD pin. When the PWRD pin is taken high, the power consumption drops from a maximum value of 100 mW to a typical value of 50 μW . When in the power-down mode the previous conversion results are still available in the internal registers and can be read out providing it has not already been shifted out.

When used with an external reference, connected to the REF pin and a 2.2 μ F capacitor, connected to the CAP pin, the power up recovery time is typically 1 ms. This typical value of 1 ms for recovery time depends on how much charge has decayed from the external 2.2 μ F capacitor on the CAP pin and assumes that it has decayed to zero. The 1 ms recovery time has been specified such that settling to 16-bits has been achieved.

When used with the internal reference, the dominant time constant for power-up recovery is determined by the external capacitor on the REF pin and the internal 4K impedance seen at that pin. An external 2.2 μ F capacitor is recommended for the REF pin.

CONSIDERATIONS WHEN USING MULTIPLEXED INPUTS

Consideration must be given to the effect on A/D performance in applications that require the use of analog multiplexers or analog switches to interface multiple signals to the AD977/AD977A. The nonzero "on" resistance of a multiplexer or switch, at the input to the AD977/AD977A, will increase the system offset and gain error. As an example, consider the AD977 configured for an input voltage range of ± 10 V dc. For every 5 Ω of source impedance (in addition to the required external 200 Ω input resistor) an offset error of 1 LSB would be introduced and the positive gain error would increase by an added 0.00375% of full scale. This error, due to nonzero source impedance, can be corrected through a hardware or software system level calibration, but will only be valid at the temperature and input voltage present at the time of calibration. Another factor to consider is that most analog multiplexers and switches exhibit a nonlinear relationship between input signal level and on resistance. This will introduce added distortion products that will degrade THD, S/(N+D) and INL. For these reasons it is recommended that an appropriate buffer be used between the output of the multiplexer and the input of the AD977.

When switching the input to the multiplexer, and subsequently the input to the AD977, it is recommended that the transition be made to occur either immediately after the current conversion is complete or shortly after the beginning of a conversion.

MICROPROCESSOR INTERFACING

The AD977/AD977A is ideally suited for traditional dc measurement applications supporting a microprocessor, and ac signal processing applications interfacing to a digital signal processor. The AD977/AD977A is designed to interface with a general purpose serial port or I/O ports on a microcontroller. A variety of external buffers can be used with the AD977/AD977A to prevent digital noise from coupling into the ADC. The following sections illustrate the use of the AD977/AD977A with an SPI equipped microcontroller and the ADSP-2181 signal processor.

SPI Interface

Figure 29 shows a general interface diagram between the AD977/AD977A and an SPI equipped microcontroller. This interface assumes that the convert pulses will originate from the microcontroller and that the AD977/AD977A will act as the slave device. The convert pulse could be initiated in response to an internal timer interrupt. The reading of output data, one byte at a time, if necessary, could be initiated in response to the end-of-conversion signal (BUSY going high).




Figure 29. AD977/AD977A to SPI Interface

ADSP-2181 Interface

Figure 30 shows an interface between the AD977/AD977A and the ADSP-2181 Digital Signal Processor. The AD977/AD977A is configured for the Internal Clock mode (EXT/INT = 0) and will therefore act as the master device. The convert command is shown generated from an external oscillator in order to provide a low jitter signal appropriate for both dc and ac measurements. Because the SPORT, within the ADSP-2181, will be seeing a discontinuous external clock, some steps are required to ensure that the serial port is properly synchronized to this clock during each data read operation. The recommended procedure to ensure this is as follows,

- enable SPORT0 through the System Control register
- set the SCLK Divide register to zero
- setup PF0 and PF1 as outputs by setting bits 0 and 1 in PFTYPE
- force RFS0 low through PF0. The Receive Frame Sync signal has been programmed active high
- enable AD977/AD977A by forcing $\overline{CS} = 0$ through PF1
- enable SPORT0 Receive Interrupt through the IMASK register
- wait for at least one full conversion cycle of the AD977/AD977A and throw away the received data
- disable the AD977/AD977A by forcing $\overline{CS} = 1$ through PF1
- wait for a period of time equal to one conversion cycle
- force RFS0 high through PF0
- enable the AD977/AD977A by forcing $\overline{CS} = 0$ through PF1

–22– REV. D

The ADSP-2181 SPORT0 will now remain synchronized to the external discontinuous clock for all subsequent conversions.




Figure 30. AD977/AD977A to ADSP-2181 Interface

POWER SUPPLIES AND DECOUPLING

The AD977/AD977A has two power supply input pins. V_{ANA} and V_{DIG} provide the supply voltages to the analog and digital portions, respectively. V_{ANA} is the 5 V supply for the on-chip analog circuitry, and V_{DIG} is the 5 V supply for the on-chip digital circuitry. The AD977/AD977A is designed to be independent of power supply sequencing and thus free from supply voltage induced latchup.

With high performance linear circuits, changes in the power supplies can result in undesired circuit performance. Optimally, well regulated power supplies should be chosen with less than 1% ripple. The ac output impedance of a power supply is a complex function of frequency and will generally increase with frequency. Thus, high frequency switching, such as that encountered with digital circuitry, requires the fast transient currents that most power supplies cannot adequately provide. Such a situation results in large voltage spikes on the supplies. To compensate for the finite ac output impedance of most supplies, charge "reserves" should be stored in bypass capacitors. This will effectively lower the supplies impedance presented to the AD977/AD977A V_{ANA} and V_{DIG} pins and reduce the magnitude of these spikes. Decoupling capacitors, typically 0.1 μF , should be placed close to the power supply pins of the AD977/AD977A to minimize any inductance between the capacitors and the V_{ANA} and V_{DIG} pins.

The AD977/AD977A may be operated from a single 5 V supply. When separate supplies are used, however, it is beneficial to have larger capacitors, $10~\mu F$, placed between the logic supply ($V_{\rm DIG}$) and digital common (DGND) and between the analog supply ($V_{\rm ANA}$) and the analog common (AGND2). Additionally, $10~\mu F$ capacitors should be located in the vicinity of the ADC to further reduce low frequency ripple. In systems where the device will be subjected to harsh environmental noise, additional decoupling may be required.

GROUNDING

The AD977/AD977A has three ground pins; AGND1, AGND2 and DGND. The analog ground pins are the "high quality" ground reference points and should be connected to the system analog common. AGND2 is the ground to which most internal ADC analog signals are referenced. This ground is most susceptible to current induced voltage drops and thus must be

connected with the least resistance back to the power supply. AGND1 is the low current analog supply ground and should be the analog common for the external reference, input op amp drive circuitry and the input resistor divider circuit. By applying the inputs referenced to this ground, any ground variations will be offset and have a minimal effect on the resulting analog input to the ADC. The digital ground pin, DGND, is the reference point for all of the digital signals that control the AD977/AD977A.

The AD977/AD977A can be powered with two separate power supplies or with a single analog supply. When the system digital supply is noisy, or fast switching digital signals are present, it is recommended to connect the analog supply to both the $V_{\rm ANA}$ and $V_{\rm DIG}$ pins of the AD977/AD977A and the system supply to the remaining digital circuitry. With this configuration, AGND1, AGND2 and DGND should be connected back at the ADC. When there is significant bus activity on the digital output pins, the digital and analog supply pins on the ADC should be separated. This would eliminate any high speed digital noise from coupling back to the analog portion of the AD977/ AD977A. In this configuration, the digital ground pin DGND should be connected to the system digital ground and be separate from the AGND pins.

BOARD LAYOUT

Designing with high resolution data converters requires careful attention to board layout. Trace impedance is a significant issue. A 1.22 mA current through a 0.5 Ω trace will develop a voltage drop of 0.6 mV, which is 2 LSBs at the 16-bit level over the 20 volt full-scale range. Ground circuit impedances should be reduced as much as possible since any ground potential differences between the signal source and the ADC appear as an error voltage in series with the input signal. In addition to ground drops, inductive and capacitive coupling needs to be considered. This is especially true when high accuracy analog input signals share the same board with digital signals. Thus, to minimize input noise coupling, the input signal leads to $V_{\rm IN}$ and the signal return leads from AGND should be kept as short as possible. In addition, power supplies should also be decoupled to filter out ac noise.

Analog and digital signals should not share a common path. Each signal should have an appropriate analog or digital return routed close to it. Using this approach, signal loops enclose a small area, minimizing the inductive coupling of noise. Wide PC tracks, large gauge wire and ground planes are highly recommended to provide low impedance signal paths. Separate analog and digital ground planes are also recommended with a single interconnection point to minimize ground loops. Analog signals should be routed as far as possible from high speed digital signals and should only cross them, if absolutely necessary, at right angles.


In addition, it is recommended that multilayer PC boards be used with separate power and ground planes. When designing the separate sections, careful attention should be paid to the layout.

REV. D –23–


OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

20-Lead Plastic DIP (N-20)



20-Lead Wide Body (SOIC) (R-20)



28-Lead Shrink Small Outline Package (SSOP) (RS-28)

