


CMOS Latched 4-/8-Channel Analog Multiplexers

ADG528A/ADG529A

FEATURES

44 V Supply Maximum Rating V_{SS} to V_{DD} Analog Signal Range Single-/Dual-Supply Specifications Wide Supply Ranges (10.8 V to 16.5 V) Microprocessor Compatible (100 ns WR Pulse) Extended Plastic Temperature Range (-40°C to +85°C) Low Leakage (20 pA typ) Low Power Dissipation (28 mW max) Available in 18-Lead DIP/SOIC and 20-Lead PLCC Packages Superior Alternative to: DG528 DG529

FUNCTIONAL BLOCK DIAGRAMS



GENERAL DESCRIPTION

The ADG528A and ADG529A are CMOS monolithic analog multiplexers with eight channels and four dual channels, respectively. On-chip latches facilitate microprocessor interfacing. The ADG528A switches one of eight inputs to a common output, depending on the state of three binary addresses and an enable input. The ADG529A switches one of four differential inputs to a common differential output, depending on the state of two binary addresses and an enable input. Both devices have TTL and 5 V CMOS logic-compatible digital inputs.

The ADG528A and ADG529A are designed on an enhanced LC^2MOS process, which gives an increased signal capability of V_{SS} to V_{DD} and enables operation over a wide range of supply voltages. The devices can comfortably operate anywhere in the 10.8 V to 16.5 V single- or dual-supply range. These multiplexers also feature high switching and low R_{ON} .

PRODUCT HIGHLIGHTS

- 1. Single-/dual-supply specifications with a wide tolerance. The devices are specified in the 10.8 V to 16.5 V range for both single- and dual-supplies.
- 2. Easily Interfaced

The ADG528A and ADG529A can be easily interfaced with microprocessors. The \overline{WR} signal latches the state of the address control lines and the enable line. The \overline{RS} signal clears both the address and enable data in the latches resulting in no output (all switches off). \overline{RS} can be tied to the microprocessor reset pin.

- 3. Extended Signal Range The enhanced LC²MOS processing results in a high breakdown and an increased analog signal range of V_{SS} to V_{DD} .
- 4. Break-Before-Make Switching Switches are guaranteed break-before-make so that input signals are protected against momentary shorting.
- 5. Low Leakage

Leakage currents in the range of 20 pA make these multiplexers suitable for high precision circuits.

REV. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © 2004 Analog Devices, Inc. All rights reserved.

ADG528A/ADG529A-SPECIFICATIONS

DUAL SUPPLY (V_{DD} = +10.8 V to +16.5 V, V_{SS} = -10.8 V to -16.5 V, unless otherwise noted.)

	AD	G528A G529A 'ersion -40°C to	AD	G528A G529A ersion -40°C to	AD	G528A G529A ersion -55°C to		
Parameter	+25°C	-40°C to +85°C	+25°C	+85°C	+25°C	+125°C	Units	Comments
ANALOG SWITCH								
Analog Signal Range	$V_{SS} V_{DD}$	V _{SS} V _{DD}	$V_{SS} V_{DD}$	V _{SS} V _{DD}	V _{SS} V _{DD}	$V_{SS} V_{DD}$	V min V max	
R _{ON}	280	* DD	280	▼DD	280	* DD	Ω typ	$-10 \text{ V} \le \text{V}_{\text{S}} \le +10 \text{ V}, \text{I}_{\text{DS}} = 1 \text{ mA};$ Test Circuit 1
	450	600	450	600	450	600	Ω max	
R _{on} Drift	300 0.6	400	300 0.6	400	300 0.6	400	Ω max Ω max %/°C typ	$ \begin{array}{l} V_{DD} = 15 \ V \ (\pm 10\%), \ V_{SS} = -15 \ V \ (\pm 10\%) \\ V_{DD} = 15 \ V \ (\pm 5\%), \ V_{SS} = -15 \ V \ (\pm 5\%) \\ -10 \ V \le V_S \le +10 \ V, \ I_{DS} = 1 \ mA \end{array} $
R _{ON} Match I _s (OFF), Off Input	5		5		5		% typ	$-10 \text{ V} \le \text{V}_{\text{S}} \le +10 \text{ V}, \text{ I}_{\text{DS}} = 1 \text{ mA}$
Leakage	0.02 1	50	0.02 1	50	0.02 1	50	nA typ nA max	$V1 = \pm 10 V$, $V2 = \mp 10 V$; Test Circuit 2
I _D (OFF), Off Input Leakage	0.04		0.04		0.04		nA typ	V1 = ± 10 V, V2 = ∓ 10 V; Test Circuit 3
ADG528A	1	100	1	100	1	100	nA max	
ADG529A I _D (ON), On Channel	1	50	1	50	1	50	nA max	
Leakage	0.04		0.04		0.04		nA typ	V1 = ± 10 V, V2 = ∓ 10 V; Test Circuit 4
ADG528A ADG529A	1	100 50	1	100 50	1	100 50	nA max nA max	
I _{DIFF} , Differential Off	1	50	1	50		50	IIA IIIax	
Output Leakage		25				25		
(ADG529A only)		25		25		25	nA max	$V1 = \pm 10 V$, $V2 = \mp 10 V$; Test Circuit 5
DIGITAL CONTROL V _{INH} , Input High Voltage		2.4		2.4		2.4	V min	
V_{INL} , Input Low Voltage		0.8		0.8		0.8	V max	
I _{INL} or I _{INH}		1		1		1	μA max	$V_{IN} = 0$ to V_{DD}
C _{IN} Digital Input Capacitance	8		8		8		pF max	
DYNAMIC CHARACTER		1			-		F	
t _{TRANSITION}	200		200		200		ns typ	$V1 = \pm 10 V$, $V2 = \pm 10 V$; Test Circuit 6
	300	400	300	400	300	400	ns max	Track Circuit 7
t _{OPEN}	50 25	10	50 25	10	50 25	10	ns typ ns min	Test Circuit 7
t_{ON} (EN, \overline{WR})	200	-	200		200		ns typ	Test Circuits 8 and 9
t_{OFF} (EN, \overline{RS})	300 200	400	300 200	400	300 200	400	ns max ns typ	Test Circuits 8 and 10
	300	400	300	400	300	400	ns max	
t _w Write Pulse Width t _s Address,	100	120	100	120	100	130	ns min	See Figure 1
Enable Setup Time t _H , Address,		100		100		100	ns min	See Figure 1
Enable Hold Time		10		10		10	ns min	See Figure 1
t _{RS} Reset Pulse Width OFF Isolation	68	100	68	100	68	100	ns min dB typ	See Figure 2 $V_{EN} = 0.8 \text{ V}, \text{ R}_{L} = 1 \text{ k}\Omega, \text{ C}_{L} = 15 \text{ pF},$
	50		50		50		dB min	$V_s = 7 V rms$, f = 100 kHz
C_{S} (OFF)	5		5		5		pF typ	$V_{\rm EN} = 0.8 \ {\rm V}$
C _D (OFF) ADG528A	22		22		22		pF typ	$V_{\rm EN} = 0.8 \text{ V}$
ADG529A	11		11		11		pF typ	
Q _{INJ} , Charge Injection	4		4		4		pC typ	$R_{\rm S} = 0 \ \Omega, V_{\rm S} = 0 \ V$; Test Circuit 11

	AD K V	G528A G529A /ersion -40°C to	AD	G528A G529A ersion -40°C to	AD	G528A G529A ersion -55°C to		
Parameter	+25°C	+85°C	+25°C	+85°C	+25°C	+125°C	Units	Comments
POWER SUPPLY								
I _{DD}	0.6		0.6		0.6		mA typ	$V_{IN} = V_{INL}$ or V_{INH}
		1.5		1.5		1.5	mA max	
I _{SS}	20		20		20		μA typ	$V_{IN} = V_{INL}$ or V_{INH}
		0.2		0.2		0.2	mA max	
Power Dissipation	10		10		10		mW typ	
		2.8		2.8		2.8	mW max	

NOTE

¹Sample tested at $+25^{\circ}$ C to ensure compliance.

Specifications subject to change without notice.

SINGLE SUPPLY ($V_{DD} = +10.8 V$ to +16.5 V, $V_{SS} = GND = 0 V$, unless otherwise noted.)

	ADG528A ADG529A K Version -40°C to		ADG528A ADG529A B Version -40°C to		ADG528A ADG529A T Version -55°C to			
Parameter	+25°C	-40 ℃ 10 +85°C	+25°C	-40 ℃ 10 +85°C	+25°C	+125°C	Units	Comments
ANALOG SWITCH Analog Signal Range	GND V _{DD}	GND V _{DD}	GND V _{DD}	GND V _{DD}	GND V _{DD}	GND V _{DD}	V min V max	
R _{ON}	500		500		500		Ω typ	$GND \le V_S \le +10 \text{ V}, I_{DS} = 0.5 \text{ mA};$ Test Circuit 1
R _{ON} Drift R _{ON} Match I _S (OFF), Off Input	700 0.6 5	1000	700 0.6 5	1000	700 0.6	1000 5	Ω max %/°C typ % typ	$ GND \leq V_S \leq +10 \ V, \ I_{DS} = 0.5 \ mA \\ GND \leq V_S \leq +10 \ V, \ I_{DS} = 0.5 \ mA $
Leakage I _D (OFF), Off Input	0.02 1	50	0.02 1	50	0.02 1	50	nA typ nA max	V1 = +10 V/GND, V2 = GND/+10 V; Test Circuit 2
Leakage ADG528A ADG529A	0.04 1 1	100 50	0.04 1 1	100 50	0.04 1 1	100 50	nA typ nA max nA max	V1 = +10 V/GND, V2 = GND/+10 V; Test Circuit 3
I _D (ON), On Channel Leakage ADG528A ADG529A I _{DIFF} , Differential Off	0.04 1 1	100 50	0.04 1 1	100 50	0.04 1 1	100 50	nA typ nA max nA max	V1 = +10 V/GND, V2 = GND/+10 V; Test Circuit 4
Output Leakage (ADG529A only)		25		25		25	nA max	V1 = +10 V/GND, V2 = GND/+10 V; Test Circuit 5
$\begin{array}{c} \text{DIGITAL CONTROL} \\ \text{V}_{\text{INH}}, \text{Input High Voltage} \\ \text{V}_{\text{INL}}, \text{Input Low Voltage} \\ \text{I}_{\text{INL}} \text{ or } \text{I}_{\text{INH}} \\ \text{C}_{\text{IN}} \text{ Digital Input} \\ \text{ Capacitance} \end{array}$	8	2.4 0.8 1	8	2.4 0.8 1	8	2.4 0.8 1	V min V max µA max pF max	$V_{IN} = 0$ to V_{DD}
DYNAMIC CHARACTER		1			0		pi max	
transition	300		300		300		ns typ	V1 = +10 V/GND, V2 = GND/+10 V; Test Circuit 6
t _{OPEN}	450 50 25	600 10	450 50 25	600 10	450 50 25	600 10	ns max ns typ ns min	Test Circuit 7
t_{ON} (EN, \overline{WR})	250 450	600	250 450	600	250 450	600	ns typ ns max	Test Circuits 8 and 9
t_{OFF} (EN, \overline{RS})	250 450	600	250 450	600	250 450	600	ns typ ns max	Test Circuits 8 and 10
t _w Write Pulse Width	100	120	100	120	100	130	ns min	See Figure 1

Parameter	ADG528A ADG529A K Version -40°C to +25°C +85°C	ADG528A ADG529A B Version -40°C to +25°C +85°C	ADG528A ADG529A T Version -55°C to +25°C +125°C	Units	Comments
DYNAMIC CHARACTER	AISTICS ¹ (Cont'd)				
t _s Address,					
Enable Setup Time	100	100	100	ns min	See Figure 1
t _H Address,					_
Enable Hold Time	10	10	10	ns min	See Figure 1
t _{RS} Reset Pulse Width	100	100	100	ns min	See Figure 2
OFF Isolation	68	68	68	dB typ	$V_{\rm EN} = 0.8 \text{ V}, R_{\rm L} = 1 \text{ k}\Omega, C_{\rm L} = 15 \text{ pF},$
	50	50	50	dB min	$V_{\rm S} = 3.5 \text{ V rms}, f = 100 \text{ kHz}$
C _s (OFF)	5	5	5	pF typ	$V_{\rm EN} = 0.8 \text{ V}$
C _D (OFF)				_	
ADG528A	22	22	22	pF typ	$V_{\rm EN} = 0.8 \text{ V}$
ADG529A	11	11	11	pF typ	
Q _{INJ} , Charge Injection POWER SUPPLY	4	4	4	pC typ	$R_{\rm S} = 0 \ \Omega, V_{\rm S} = 0 \ V$; Test Circuit 11
I _{DD}	0.6	0.6	0.6	mA typ	$V_{IN} = V_{INL}$ or V_{INH}
	1.5	1.5	1.5	mA max	
Power Dissipation	11	10	10	mW typ	
	25	25	25	mW max	

NOTE ¹Sample tested at +25°C to ensure compliance.


Specifications subject to change without notice.

PIN CONFIGURATIONS

EN 💽

53A 💽

DIP/SOIC




PLCC a 🖡 😫 😫 🕯 3 2 1 20 19 EN **SCOL** 1 6.2 уд 2 51 2 51 2 7 V_M GAE ADG528A Vac. TOP VIEW \$5 \$3 1 -9 10 18 92 13 2 ° ¥ 2 2 2 NG + NO CONNECT 2 **2** 2 2 2 4 <u>I</u> 18 GND 17 V₆₀ 14 518 15 528 74 538

ADG525A

TOP VIEW Not to Scale

* 10 11 12 1J

출 김 월 홈 홈 NG = NO CONNECT



ABSOLUTE MAXIMUM RATINGS¹ $(T_A = +25^{\circ}C, unless otherwise noted)$

¹Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

²Overvoltage at A, EN, WR, RS, S or D will be clamped by diodes. Current should be limited to the maximum rating above.

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option ¹
ADG528AKN ADG528AKP ADG528AKP-REEL ADG528ABQ ADG528ATQ ADG528ABCHIPS ADG528ATCHIPS	-40°C to +85°C -40°C to +85°C -40°C to +85°C -40°C to +85°C -55°C to +125°C	PDIP PLCC PLCC CERDIP CERDIP DIE DIE	N-18 P-20A P-20A Q-18 Q-18
ADG529AKN ADG529AKP ADG529AKRW ADG529AKRW-REEL ADG529AKRW-REEL7 ADG529ABQ ADG529ABQ ADG529ABCHIPS ADG529ATCHIPS	-40°C to +85°C -40°C to +85°C -40°C to +85°C -40°C to +85°C -40°C to +85°C -40°C to +85°C -40°C to +85°C -55°C to +125°C	PDIP PLCC SOIC SOIC CERDIP CERDIP DIE DIE	N-18 P-20A RW-18 RW-18 RW-18 Q-18 Q-18

NOTES

¹N = Plastic DIP; P = Plastic Leaded Chip Carrier (PLCC); Q = Cerdip; RW = SOIC.

CAUTION .

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG528A/ADG529A features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



TRUTH TABLES

A2	A1	A 0	EN	$\overline{W}\overline{R}$	RS	ON SWITCH PAIR					
X	Х	Х	X	ſ	1	Retains Previous Switch Condition					
Х	Х	Х	Х	X	0	NONE (Address and Enable					
						Latches Cleared)					
Х	Х	Х	0	0	1	NONE					
0	0	0	1	0	1	1					
0	0	1	1	0	1	2					
0	1	0	1	0	1	3					
0	1	1	1	0	1	4					
1	0	0	1	0	1	5					
1	0	1	1	0	1	6					
1	1	0	1	0	1	7					
1	1	1	1	0	1	8					
X = Don't Care ADG528A											
A1 A0 EN WR RS ON SWITCH PAIR											
x	x	X	Ŀ	1	Ret	ains Previous Switch Condition					
Χ	X	X	ĪX	0	NO	NONE (Address and Enable Latches					
						ared)					
Χ	Х	0	0	1	NO						
0	0	1	0	1	1						
0	1	1	0	1	2						
1	0	1	0	1	3						
1	1	1	0	1	4						
1	-		1 ~	1 -	-						

TIMING DIAGRAMS





Figure 1 shows the timing sequence for latching the switch address and enable inputs. The latches are level sensitive; therefore, while \overline{WR} is held low, the latches are transparent and the switches respond to the address and enable inputs. This input data is latched on the rising edge of \overline{WR} .

Figure 2 shows the Reset Pulse Width, $t_{RS},$ and Reset Turn-off Time, t_{OFF} ($\overline{RS}).$


Note: All digital input signals rise and fall times measured from 10% to 90% of 3 V. $t_R = t_F = 20$ ns.

Typical Performance Characteristics-ADG528A/ADG529A


The multiplexers are guaranteed functional with reduced single or dual supplies down to 4.5 V.




TPC 1. R_{ON} as a Function of $V_D(V_S)$: Dual Supply Voltage, $T_A = +25^{\circ}C$




TPC 2. Leakage Current as a Function of Temperature (Note: Leakage Currents Reduce as the Supply Voltages Reduce)




TPC 3. R_{ON} as a Function of $V_D(V_S)$: Single Supply Voltage, $T_A = +25^{\circ}C$



TPC 4. Trigger Levels vs. Power Supply Voltage, Dual or Single Supply, $T_A = +25^{\circ}C$




TPC 5. $t_{TRANSITION}$ vs. Supply Voltage: Dual and Single Supplies, $T_A = +25^{\circ}C$ (Note: For V_{DD} and $|V_{SS}| < 10$ V; $V1 = V_{DD}/V_{SS}$, $V2 = V_{SS}/V_{DD}$. See Test Circuit 6)





TPC 6. I_{DD} vs. Supply Voltage: Dual or Single Supply, $T_A = +25^{\circ}C$

Downloaded from Arrow.com.


Test Circuits









Test Circuit 2. I_S (OFF)



Test Circuit 3. I_D (OFF)




Test Circuit 4. I_D (ON)




 $I_{DIFF} = I_{DA} \left(OFF \right) - I_{DB} \left(OFF \right)$


Test Circuit 5. I_{DIFF}



Test Circuit 6. Switching Time of Multiplexer, t_{TRANSITION}




Test Circuit 7. Break-Before-Make Delay, t_{OPEN}




*SIMULAR CONNECTION FOR ADG528A


Test Circuit 8. Enable Delay, t_{ON} (EN), t_{OFF} (EN)



Test Circuit 9. Write Turn-On Time, t_{ON} (WR)



Test Circuit 10. Reset Turn-Off Time, t_{OFF} (RS)




Test Circuit 11. Charge Injection


TERMINOLOGY

R _{ON} R _{ON} Match	Ohmic resistance between terminals D and S Difference between the RON of any two channels	t_{OFF} (EN)	Delay time between the 50% and 10% points of the digital input and switch "OFF" condition
R _{ON} Drift	Change in RON versus temperature	t _{TRANSITION}	Delay time between the 50% and 90% points of
I _S (OFF)	Source terminal leakage current when the switch		the digital inputs and switch "ON" condition
	is off.		when switching from one address state to another.
I _D (OFF)	Drain terminal leakage current when the switch is	t _{OPEN}	"OFF" time measured between 50% points of
	off.		both switches when switching from one address
I _D (ON)	Leakage current that flows from the closed switch		state to another
	into the body.	V _{INL}	Maximum input voltage for Logic "0"
V_{S} (V_{D})	Analog voltage on terminal S or D	V_{INH}	Minimum input voltage for Logic "1"
C _S (OFF)	Channel input capacitance for "OFF" condition	I_{INL} (I_{INH})	Input current of the digital input
C _D (OFF)	Channel output capacitance for "OFF" condition	V_{DD}	Most positive voltage supply
C _{IN}	Digital input capacitance	V _{SS}	Most negative voltage supply
t _{ON} (EN)	Delay time between the 50% and 90% points of	I _{DD}	Positive supply current
,	the digital input and switch "ON" condition.	I _{SS}	Negative supply current

OUTLINE DIMENSIONS



(N-18) Dimensions shown in inches and (millimeters)




COMPLIANT TO JEDEC STANDARDS MO-095AD CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

20-Lead Plastic Leaded Chip Carrier [PLCC]

(**P-**20A)


Dimensions shown in inches and (millimeters)



COMPLIANT TO JEDEC STANDARDS MO-047AA CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

OUTLINE DIMENSIONS


18-Lead Ceramic Dual In-Line Package [CERDIP]



CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

18-Lead Standard Small Outline Package [SOIC] Wide Body (RW-18)

Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MS-013AB CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Downloaded from Arrow.com.

Revision History

Location	Page
10/04—Data Sheet Changed from Rev. A to Rev. B	
Deleted 20-Lead LCC package	Universal
Changes to FEATURES	5
Changes to ORDERING GUIDE	6
SOIC added to DIP PIN CONFIGURATION	5
Updated OUTLINE DIMENSIONS	9