

Field and Factory Programmable Spread Spectrum Clock Generator for EMI Reduction

Features

- Wide Operating Output (SSCLK) Frequency Range
 □ 3 MHz to 200 MHz
- Programmable Spread Spectrum with nominal 31.5 kHz Modulation Frequency
 - ☐ Center Spread: ±0.25% to ±2.5% ☐ Down Spread: -0.5% to -5.0%
- Input frequency range
 - □ External Crystal: 8 to 30 MHz Fundamental Crystals
 - □ External Reference: 8 to 166 MHz Clock
- Integrated Phase-Locked Loop (PLL)
- Field Programmable devices available
- Programmable Crystal Load Capacitor Tuning Array
- Low Cycle-to-cycle Jitter
- Spread Spectrum on/off function
- Powerdown or Output Enable function
- Commercial and Industrial temperature ranges
- 3.3 V operation
- 8-pin TSSOP and SOIC packages

Functional Description

The CY25100 is a Spread Spectrum Clock Generator (SSCG) IC used to reduce EMI found in today's high speed digital electronic systems.

The device uses a Cypress proprietary PLL and Spread Spectrum Clock (SSC) technology to synthesize and modulate the frequency of the input clock. By frequency modulating the clock, the measured EMI at the fundamental and harmonic frequencies are greatly reduced. This reduction in radiated energy can significantly reduce the cost of complying with regulatory agency (EMC) requirements and improve time-to-market without degrading system performance.


The CY25100 uses a factory or field-programmable configuration memory array to synthesize output frequency, spread percentage, crystal load capacitor, reference clock output on/off, spread spectrum on/off function, and PD#/OE options.

The spread percentage is programmed to either center spread or down spread with various spread percentages. The range for center spread is from $\pm 0.25\%$ to $\pm 2.50\%$. The range for down spread is from -0.5% to -5.0%.

The input to the CY25100 can either be a crystal or a clock signal. The CY25100 has two clock outputs: REFCLK and SSCLK. The non-spread spectrum REFCLK output has the same frequency as the input of the CY25100.

For a complete list of related documentation, click here.

Logic Block Diagram







Contents

Pinouts	3
Pin Description	3
User Specified Variables	
Programming Description	4
Field Programmable CY25100	4
CY3672 Programmer	
and CY3690/CY3691 Socket Adapters	4
Factory Programmable CY25100	4
Product Functions	4
Input Frequency (XIN, Pin 3 and XOUT, Pin 2)	4
CXIN and CXOUT (Pin 3 and Pin 2)	4
Output Frequency (SSCLK, Pin 7)	4
Spread Percentage (SSCLK, Pin 7)	4
Reference Output (REFOUT, Pin 6)	4
Modulation Frequency	4
Power Down or Output Enable (PD# or OE, Pin 4)	4
Absolute Maximum Ratings	5
Recommended Crystal Specifications	5
Operating Conditions	5
DC Flectrical Characteristics	6

I hermal Resistance	6
AC Electrical Characteristics	7
Application Circuit	8
Switching Waveforms	
Informational Graphs	10
Ordering Information	12
Possible Configurations	
Ordering Code Definitions	13
Package Diagrams	
Acronyms	15
Document Conventions	15
Units of Measure	15
Document History Page	16
Sales, Solutions, and Legal Information	18
Worldwide Sales and Design Support	18
Products	18
PSoC®Solutions	18
Cypress Developer Community	18
Technical Support	18



Pinouts

Figure 1. 8-pin SOIC/TSSOP pinout CY25100



Pin Description

Pin	Name	Type	Description	
1	VDD	Power	3.3 V power supply.	
2	XOUT	Output	Crystal output. Leave this pin floating if external clock is connected to pin 3.	
3	XIN/CLKIN	Input	Crystal input or reference clock input.	
4	PD#/OE	Input	User has the option of choosing either PD# or OE function. Power Down pin: Active LOW. If PD# = 0, PLL and crystal oscillator circuit are powered down, and outputs are weakly pulled low. Output Enable pin: Active HIGH. If OE = 1, SSCLK and REFCLK are enabled.	
5	VSS	Power	Power supply ground.	
6	REFCLK	Output	Buffered reference output.	
7	SSCLK	Output	Spread spectrum clock output.	
8	SSON#	Input	Spread spectrum control: Active LOW. 0 = spread on. 1 = spread off.	

User Specified Variables

Pin Function	Input Frequency	Total Crystal Load Capacitance	Output Frequency	Spread Percent (0.5% – 5%, 0.25% granularity)	Reference Output	Power Down or Output Enable
Pin Name	XIN and XOUT	XIN and XOUT	SSCLK	SSCLK	REFOUT	PD#/OE
Pin#	3 and 2	3 and 2	7	7	6	4
Unit	MHz	pF	MHz	% and Center- or Down-spread	On or Off	Select PD# or OE
	USER SPECIFIED	USER SPECIFIED	USER SPECIFIED	USER SPECIFIED	USER SPECIFIED	USER SPECIFIED

Document Number: 38-07499 Rev. *L Page 3 of 18



Programming Description

Field Programmable CY25100

The CY25100 is programmed at the package level, and must be programmed prior to installation on a circuit board. Field programmable devices are denoted by an "F" in the ordering code, and are blank when shipped. The CY25100 is Flash technology based, which allows it to be reprogrammed up to 100 times. This allows fast and easy design changes and product updates, and eliminates issues with old and out of date inventory.

Samples and small prototype quantities can be programmed on the CY3672 programmer with the CY3690 (TSSOP package) or CY3691 (SOIC package) socket adapter.

CY3672 Programmer and CY3690/CY3691 Socket Adapters

The Cypress CY3672 programmer and the CY3690 or CY3691 socket adapter may be used to program field programmable versions of the CY25100. The CY3690 enables users to program the CY25100ZXCF and CY25100ZXIF (TSSOP). CY3691 provides the ability to program the CY25100SXCF and CY25100SXIF (SOIC). The CY3690 and CY3691 are separate orderable items, so the existing users of the CY3672 programmer need to order only the specific socket adapter to program the CY25100.

Factory Programmable CY25100

Factory programming by Cypress is available for high volume orders. All requests must be submitted to the local Cypress Field Application Engineer (FAE) or sales representative. After the request is processed, you will receive a new part number, samples, and data sheet with the programmed values. This part number is used for additional sample requests and production orders.

Product Functions

Input Frequency (XIN, Pin 3 and XOUT, Pin 2)

The input to the CY25100 can be a crystal or a clock. The input frequency range for crystals is 8 to 30 MHz, and for clock signals is 8 to 166 MHz.

C_{XIN} and C_{XOUT} (Pin 3 and Pin 2)

The CY25100 has internal load capacitors at Pin 3 (C_{XIN}) and Pin 2 (C_{XOLIT}) C_{XIN} always equals C_{XOLIT} , and they are

programmable from 12 pF to 60 pF, in 0.5 pF increments. This feature eliminates the need for external crystal load capacitors.

The following formula is used to calculate the value of C_{XIN} and C_{XOUT} for matching the crystal load (C_L):

$$C_{XIN} = C_{XOUT} = 2C_L - C_P$$

where C_L is the crystal load capacitor as specified by the crystal manufacturer and C_P is the parasitic PCB capacitance on each node of the crystal.

For example, if a crystal with C_L of 16 pF is used, and C_P is 2 pF, C_{XIN} and C_{XOUT} are calculated as:

$$C_{XIN} = C_{XOUT} = (2 \times 16) - 2 = 30 \text{ pF}$$

If using a driven reference, set C_{XIN} and C_{XOUT} to the minimum value 12 pF, connect the reference to XIN/CLKIN, and leave XOUT unconnected.

Output Frequency (SSCLK, Pin 7)

The modulated frequency at the SSCLK output is produced by synthesizing the input reference clock. The modulation can be stopped by SSON# digital control input (SSON# = HIGH, no modulation). If modulation is stopped, the clock frequency is the nominal value of the synthesized frequency without modulation (spread percentage = 0). The range of synthesized clock is from 3 to 200 MHz.

Spread Percentage (SSCLK, Pin 7)

The SSCLK spread can be programmed at any percentage value from $\pm 0.25\%$ to $\pm 2.5\%$ for center spread and from -0.5% to -5.0% for down spread.

Reference Output (REFOUT, Pin 6)

The reference clock output has the same frequency and the same phase as the input clock. This output can be programmed to be enabled (clock on) or disabled (High Z, clock off). If this output is not required, it is recommended that the disabled (High Z, Clock Off) option be selected.

Modulation Frequency

The modulation frequency is 31.5 kHz for all SSCLK frequencies from 3 to 200 MHz.

Power Down or Output Enable (PD# or OE, Pin 4)

The part can be programmed to include either PD# or OE function. PD# function powers down the oscillator and PLL. The OE function disables the outputs.

Document Number: 38-07499 Rev. *L Page 4 of 18



Absolute Maximum Ratings

Supply Voltage (V _{DD})	0.5 to +7.0 V
DC Input Voltage	$-0.5 \text{ V to V}_{DD} + 0.5 \text{ V}$
Storage Temperature	
(Non condensing)	–55 °C to +125 °C

Junction Temperature	–40 °C to +125 °C
Data Retention at Tj = 125 °C	> 10 years
Package Power Dissipation	350 mW
Static Discharge Voltage (per MIL-STD-883, Method 3015)	≥ 2000V

Recommended Crystal Specifications

Parameter	Description	Comments	Min	Тур	Max	Unit
f _{NOM}	Nominal Crystal Frequency	Parallel resonance, fundamental mode, AT cut	8	_	30	MHz
C _{LNOM}	Nominal Load Capacitance	Internal load caps	6	_	30	pF
R ₁	Equivalent Series Resistance (ESR)	Fundamental mode	_	_	25	Ω
ESR to Fundamental Mode ESR va		Ratio used because typical R ₁ values are much less than the maximum spec	3	_	_	_
DL	Crystal Drive Level	No external series resistor assumed	-	0.5	2	mW

Operating Conditions

Parameter	Description	Min	Тур	Max	Unit
V_{DD}	Supply Voltage	3.13	3.30	3.45	V
T _A	Ambient Commercial Temperature	0	_	70	°C
	Ambient Industrial Temperature	-40	-	85	°C
C _{LOAD}	Maximum Load Capacitance at Pin 6 and Pin 7	_	_	15	pF
f _{REF}	External Reference Crystal (Fundamental tuned crystals only)	8	_	30	MHz
	External Reference Clock	8	_	166	MHz
f _{SSCLK}	SSCLK Output Frequency, C _{LOAD} = 15 pF	3	-	200	MHz
f _{REFCLK}	REFCLK Output Frequency, C _{LOAD} = 15 pF	8	_	166	MHz
f _{MOD}	Spread Spectrum Modulation Frequency	30.0	31.5	33.0	kHz
t _{PU}	Power Up Time for all V_{DD} 's to reach minimum specified voltage (power ramp must be monotonic)	0.05	_	500	ms

Document Number: 38-07499 Rev. *L Page 5 of 18



DC Electrical Characteristics

Parameter	Description	Condition	Min	Тур	Max	Unit
I _{OH}	Output High Current	$V_{OH} = V_{DD} - 0.5 \text{ V},$ $V_{DD} = 3.3 \text{ V (source)}$	10	12	-	mA
I _{OL}	Output Low Current	$V_{OL} = 0.5 \text{ V}, V_{DD} = 3.3 \text{ V (sink)}$	10	12	_	mA
V_{IH}	Input High Voltage	CMOS levels, 70% of V _{DD}	0.7 × V _{DD}	-	V_{DD}	V
V _{IL}	Input Low Voltage	CMOS levels, 30% of V _{DD}	_	=	0.3 × V _{DD}	V
I _{IH}	Input High Current, PD#/OE and SSON# Pins	$V_{in} = V_{DD}$	-10	-	10	μА
I _{IL}	Input Low Current, PD#/OE and SSON# Pins	V _{in} = V _{SS}	-10	_	10	μА
I _{OZ}	Output Leakage Current	Three-state output, PD#/OE = 0, output pulldown resistor disabled	-10	-	10	μА
C _{XIN} or C _{XOUT} ^[1]	Programmable Capacitance at	Capacitance at minimum setting	_	12	_	pF
CXOUT	Pin 2 and Pin 3	Capacitance at maximum setting	-	60	_	pF
C _{IN} ^[1]	Input Capacitance at Pin 4 and Pin 8	Input pins excluding XIN and XOUT	-	5	7	pF
I _{VDD}	Supply Current	$\begin{split} &V_{DD} = 3.45 \text{ V, Fin} = 30 \text{ MHz,} \\ &\text{REFCLK} = 30 \text{ MHz,} \\ &\text{SSCLK} = 66 \text{ MHz,} \\ &C_{LOAD} = 15 \text{ pF,} \\ &\text{PD\#/OE} = \text{SSON\#} = V_{DD} \end{split}$	-	25	35	mA
I _{DDS}	Standby Current	V _{DD} = 3.45 V, Device powered down with PD# = 0 V (driven reference pulled down)	_	15	30	μА

Thermal Resistance

Parameter [2]	Description	Test Conditions	8-pin SOIC	8-pin TSSOP	Unit
- JA	,	Test conditions follow standard test methods and procedures for measuring		161	°C/W
- 30	i i narmai racictanca	thermal impedance, in accordance with EIA/JESD51.	49	31	°C/W

- Notes
 1. Guaranteed by characterization, not 100% tested.
 2. These parameters are guaranteed by design and are not tested.

Document Number: 38-07499 Rev. *L



AC Electrical Characteristics

The AC Electrical Characteristics for part CY25100 is as follows. [3]

Parameter	Description	Condition	Min	Тур	Max	Unit
DC	Output Duty Cycle	SSCLK, Measured at V _{DD} /2	45	50	55	%
	Output Duty Cycle	REFCLK, Measured at V _{DD} /2, Duty Cycle of CLKIN = 50% at input bias	40	50	60	%
SR1	Rising Edge Slew Rate	SSCLK from 3 to 100 MHz; REFCLK from 3 to 100 MHz; 20%–80% of V _{DD}	0.7	1.1	3.6	V/ns
SR2	Falling Edge Slew Rate	SSCLK from 3 to 100 MHz; REFCLK from 3 to 100 MHz; 80%–20% of V _{DD}	0.7	1.1	3.6	V/ns
SR3	Rising Edge Slew Rate	SSCLK from 100 to 200 MHz; REFCLK from 100 to 166 MHz; $20\%-80\%$ of V_{DD}	1.0	1.6	4.0	V/ns
SR4	Falling Edge Slew Rate	SSCLK from 100 to 200 MHz; REFCLK from 100 to 166 MHz; 80% – 20% of V_{DD}	1.2	1.6	4.0	V/ns
t _{CCJ1} ^[4]	Cycle-to-Cycle Jitter, SSCLK (Pin 7)	CLKIN = SSCLK = 166 MHz, 2% spread, REFCLK off	-	90	120	ps
		CLKIN = SSCLK = 66 MHz, 2% spread, REFCLK off	-	100	130	ps
		CLKIN = SSCLK = 33 MHz, 2% spread, REFCLK off	-	130	170	ps
t _{CCJ2} ^[4]	Cycle-to-Cycle Jitter, SSCLK (Pin 7)	CLKIN = SSCLK = 166 MHz, 2% spread, REFCLK on	-	100	130	ps
		CLKIN = SSCLK = 66 MHz, 2% spread, REFCLK on	-	105	140	ps
		CLKIN = SSCLK = 33 MHz, 2% spread, REFCLK on	-	200	260	ps
t _{CCJ3} ^[4]	Cycle-to-Cycle Jitter, REFCLK (Pin 6)	CLKIN = SSCLK = 166 MHz, 2% spread, REFCLK on	-	80	100	ps
		CLKIN = SSCLK = 66 MHz, 2% spread, REFCLK on	-	100	130	ps
		CLKIN = SSCLK = 33 MHz, 2% spread, REFCLK on	-	135	180	ps
t _{STP}	Power down Time (pin 4 = PD#)	Time from falling edge on PD# to stopped outputs (Asynchronous)	-	150	350	ns
t _{OE1}	Output Disable Time (pin 4 = OE)	Time from falling edge on OE to stopped outputs (Asynchronous)	-	150	350	ns
t _{OE2}	Output Enable Time (pin 4 = OE)	Time from rising edge on OE to outputs at a valid frequency (Asynchronous)	-	150	350	ns
t _{PU1}	Power Up Time, Crystal is used	Time from rising edge on PD# to outputs at valid frequency (Asynchronous)	_	3.5	5	ms
t _{PU2}	Power Up Time, Reference clock is used	Time from rising edge on PD# to outputs at valid frequency (Asynchronous), reference clock at correct frequency	_	2	3	ms

Notes


Document Number: 38-07499 Rev. *L Page 7 of 18

Guaranteed by characterization, not 100% tested.
 Jitter is configuration dependent. Actual jitter is dependent on XIN jitter and edge rate, number of active outputs, output frequencies, spread percentage, temperature, and output load.



Application Circuit

Figure 2. Application Circuit Diagram [5, 6, 7]



Secause the load capacitors (C_{XIN} and C_{XOUT}) are provided by the CY25100, no external capacitors are needed on the X_{IN} and X_{OUT} pins to match the crystal load capacitor (C_L). Only a single 0.1-μF bypass capacitor is required on the V_{DD} pin.
 If an external clock is used, apply the clock to X_{IN} (pin 3) and leave X_{OUT} (pin 2) floating (unconnected).
 If SSON# (pin 8) is LOW (V_{SS}), the frequency modulation is on at SSCLK (pin 7).



Switching Waveforms

Figure 3. Duty Cycle Timing (DC = t_{1A}/t_{1B})





Figure 4. Output Rise/Fall Time (SSCLK and REFCLK)



Refer to AC Electrical Characteristics table for SR (Slew Rate) values.

Figure 5. Power Down and Power Up Timing






Figure 6. Output Enable/Disable Timing








Informational Graphs


The Informational Graphs are as follows. [8]














Note


Document Number: 38-07499 Rev. *L Page 10 of 18


^{8.} The Informational Graphs are meant to convey the typical performance levels. No performance specifications is implied or guaranteed. Refer to DC Electrical Characteristics on page 6 and AC Electrical Characteristics on page 7 for device specifications.





Informational Graphs (continued)


The Informational Graphs are as follows. [8]
















Ordering Information

Ordering Code	Package Description	Product Flow
Pb-free		
CY25100SXCF	8-pin SOIC	Commercial, 0 °C to 70 °C
CY25100SXCFT	8-pin SOIC – Tape and Reel	Commercial, 0 °C to 70 °C
CY25100SXIF	8-pin SOIC	Industrial, –40 °C to 85 °C
CY25100SXIFT	8-pin SOIC – Tape and Reel	Industrial, –40 °C to 85 °C
CY25100ZXCF	8-pin TSSOP	Commercial, 0 °C to 70 °C
CY25100ZXCFT	8-pin TSSOP – Tape and Reel	Commercial, 0 °C to 70 °C
CY25100ZXIF	8-pin TSSOP	Industrial, –40 °C to 85 °C
CY25100ZXIFT	8-pin TSSOP – Tape and Reel	Industrial, –40 °C to 85 °C
Programmer		
CY3672-USB	Programmer, for devices with ordering codes ending in "F" and "FT"	
CY3690	CY25100ZXCF/IF Adapter (TSSOP) for CY3672-USB Programmer	
CY3691	CY25100SXCF/IF Adapter (SOIC) for CY3672-USB Programmer	

Some product offerings are factory programmed customer specific devices with customized part numbers. The Possible Configurations table shows the available device types, but not complete part numbers. Contact your local Cypress FAE or Sales Representative for more information.

Possible Configurations

Ordering Code	Package Description	Product Flow	
CY25100ZIxxx ^[9, 10]	8-pin TSSOP	Industrial, –40 °C to 85 °C	
CY25100ZIxxxT ^[9, 10]	8-pin TSSOP – Tape and Reel	Industrial, –40 °C to 85 °C	
Pb-free	•		
CY25100SXCxxx ^[9]	8-pin SOIC	Commercial, 0 °C to 70 °C	
CY25100SXCxxxT ^[9]	8-pin SOIC – Tape and Reel	Commercial, 0 °C to 70 °C	
CY25100SXIxxx ^[9]	8-pin SOIC	Industrial, –40 °C to 85 °C	
CY25100SXIxxxT ^[9]	8-pin SOIC – Tape and Reel	Industrial, –40 °C to 85 °C	
CY25100ZXCxx ^[9]	8-pin TSSOP	Commercial, 0 °C to 70 °C	
CY25100ZXCxxT ^[9]	8-pin TSSOP – Tape and Reel	Commercial, 0 °C to 70 °C	
CY25100ZXIxx ^[9]	8-pin TSSOP	Industrial, –40 °C to 85 °C	
CY25100ZXIxxT ^[9]	8-pin TSSOP – Tape and Reel Industrial, –40 °C		


Note

Document Number: 38-07499 Rev. *L Page 12 of 18

Ordering codes with "xxx" or "xx" are factory-programmed configurations. "xxx" or "xx" denotes the specific device configuration. "w" denotes the revision. Factory programming is available for high-volume orders. For more details, contact your local Cypress field application engineer or Cypress Sales Representative.
 Not recommended for new designs. New designs should use Pb-free devices.



Ordering Code Definitions




Package Diagrams


Figure 7. 8-pin SOIC (150 Mils) S08.15/SZ08.15/SW815 Package Outline, 51-85066

- DIMENSIONS IN INCHES[MM] MIN. MAX.
 PIN 1 ID IS OPTIONAL, ROUND ON SINGLE LEADFRAME
- 3. REFERENCE JEDEC MS-012
- 4. PACKAGE WEIGHT 0.07gms

PART #		
S08.15	STANDARD PKG	
SZ08.15	LEAD FREE PKG	
SW8.15	LEAD FREE PKG	

RECTANGULAR ON MATRIX LEADFRAME






51-85066 *H



Package Diagrams (continued)


Figure 7. 8-pin TSSOP (4.40 mm Body) Z08.173/ZZ08.173 Package Outline, 51-85093




DIMENSIONS IN MM[INCHES] MIN. MAX.

REFERENCE JEDEC MO-153

PART #			
Z08.173	STANDARD PKG.		
ZZ08.173	LEAD FREE PKG.		





51-85093 *E

Document Number: 38-07499 Rev. *L



Acronyms

Acronym	Description		
DC	Direct Current		
EMI	Electromagnetic Interference		
ESR	Equivalent Series Resistance		
FAE	Field Application Engineer		
JEDEC	Joint Electron Devices Engineering Council		
OE	Output Enable		
PCB	Printed Circuit Board		
PD	Power Down		
PLL	Phase Locked Loop		
SOIC	Small Outline Integrated Circuit		
SSC	Spread Spectrum Clock		
SSCG	Spread Spectrum Clock Generator		
TSSOP	Thin Shrunk Small Outline Package		

Document Conventions

Units of Measure

Symbol	Unit of Measure		
°C	degree Celsius		
kHz	kilohertz		
MHz	megahertz		
μΑ	microampere		
μF	microfarad		
mA	milliampere		
mm	millimeter		
ms	millisecond		
mW	milliwatt		
ns	nanosecond		
Ω	ohm		
%	percent		
pF	picofarad		
ps	picosecond		
V	volt		

Document Number: 38-07499 Rev. *L Page 15 of 18



Document History Page

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	126578	CKN	06/27/03	New data sheet.
*A	128753	IJATMP	08/29/03	Changes to reflect field programmability
*B	130342	RGL	12/02/03	Changes to Application Circuit diagram and correction to the package description listed under the Ordering Information table for CY3690 and CY3691.
*C	204121	RGL	See ECN	Add Industrial Temperature Range Corrected the Ordering Information to match the DevMaster
*D	215392	RGL	See ECN	Added Lead Free devices
*E	2513909	AESA	06/10/08	Updated template. Added Note "Not recommended for new designs." Added part number CY25100KSXCF, CY25100KSXIF, CY25100KSXI-xxx, CY25100KZXC-xxx, CY25100KZXI-xxx, CY25100KSXI-xxxT, CY25100KZXC-xxxT, CY25100KZXI-xxxT, and CY25100KZXIF in ordering information table. Added Pb-Free header in the ordering information table. Removed Pb-Free from Package description in the ordering information table. Changed CY3672-PRG with CY3672-USB in the ordering information table. Removed CY25100SCF, CY25100SIF, CY25100ZCF, CY25100ZIF, and CY3672 in the ordering information table. Changed Lead free to Pb-Free.
*F	2601881	KVM / PYRS	11/06/08	Rising edge slew rate (SR3) minimum limit changed from 1.2 V/ns to 1.0 V/ns Removed part numbers added in rev *E.
*G	2742910	KVM	07/23/09	General text cleanup Moved General Description to p. 1 to replace the Benefits section Removed "FTG" from references to CY3672 Added "Type" column to Pin Description table Revised software description section Revised Modulation Frequency section to remove mention of optional modulation frequencies Added minimum values to I _{IH} and I _{IL} Added to I _{OZ} conditions: applies only for output pulldown disabled Standardized timing parameter names to upper case Corrected some part numbers to remove dashes and revision code Added part numbers to the Ordering Information table: CY25100ZI-xxx, CY25100ZI-xxxT, CY25100SXCFT, CY25100SXIFT, CY25100ZXCFT and CY25100ZXIFT Revised Ordering Information table footnotes
*H	2897317	KVM	03/22/10	Removed obsolete parts from Ordering Information table and moved 'xxx' parts to Possible Configurations table Updated Package Diagrams.
*	3366141	PURU	09/12/2011	Updated Logic Block Diagram. Added Ordering Code Definitions. Updated Package Diagrams. Added Acronyms and Units of Measure. Updated to new template.
*J	4108421	CINM	08/30/2013	Updated Package Diagrams: spec 51-85066 – Changed revision from *E to *F. spec 51-85093 – Changed revision from *C to *D. Updated to new template. Completing Sunset Review.

Document Number: 38-07499 Rev. *L



Document History Page (continued)

Document Title: CY25100, Field and Factory Programmable Spread Spectrum Clock Generator for EMI Reduction Document Number: 38-07499				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*K	4581659	TAVA	11/28/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Package Diagrams: spec 51-85093 – Changed revision from *D to *E.
*L	5516747	PSR / PAWK	11/10/2016	Updated Programming Description: Removed "CyberClocks™ Online Software". Added Thermal Resistance. Updated Package Diagrams: spec 51-85066 – Changed revision from *F to *H. Updated to new template. Completing Sunset Review.

Document Number: 38-07499 Rev. *L Page 17 of 18



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Wireless/RF

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory **PSoC** cypress.com/psoc Touch Sensing cypress.com/touch **USB Controllers** cypress.com/usb

cypress.com/wireless

PSoC®Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2003-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.