

CY<u>7C1399BN</u>

SOJ Top View

28 V_{CC}

27 WE

26 🗍 A4

25 A₃ 24 A₂ 23 A₁

22 0E

21 A₀

 $\begin{array}{c|c} 21 & A_{0} \\ 20 & \overline{CE} \\ 19 & I/O_{7} \\ 18 & I/O_{6} \\ 17 & I/O_{5} \\ 16 & I/O_{4} \\ 15 & I/O_{3} \end{array}$

Features

- Temperature Ranges
- Industrial: –40°C to 85°C
- Automotive-A: -40°C to 85°C
- Single 3.3V power supply
- Ideal for low-voltage cache memory applications
- High speed: 12 ns
- · Low active power
- 180 mW (max.)
- Low-power alpha immune 6T cell
- Available in Pb-free and non Pb-free Plastic SOJ and TSOP I packages

Functional Description^[1]

The CY7C1399BN is a high-performance 3.3V CMOS Static RAM organized as 32,768 words by 8 bits. Easy memory

Logic Block Diagram

expansion is provided by an active LOW Chip Enable (\overline{CE}) and active LOW Output Enable (OE) and tri-state drivers. The device has an automatic power-down feature, reducing the power consumption by more than 95% when deselected.

256K (32K x 8) Static RAM

An active LOW Write Enable signal (WE) controls the writing/reading operation of the memory. When \overline{CE} and \overline{WE} inputs are both LOW, data on the eight data input/output pins $(I/O_0$ through I/O_7) is written into the memory location addressed by the address present on the address pins (A $_0$ through A_{14}). Reading the device is accomplished by selecting the device and enabling the outputs, CE and OE active LOW, while WE remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins is present on the eight data input/output pins.

The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and Write Enable (WE) is HIGH. The CY7C1399BN is available in 28-pin standard 300-mil-wide SOJ and TSOP Type I packages.

A₅

A₆

A7 ∐ 3

A₈ 4

A₉ <u>□</u> 5


A₁₀ 6 A₁₁ 🛛 7

A₁₂ 8

A₁₃ <u></u>9

A₁₄ 🗌 10

I/O₀ 11 I/O₁ 12





		-12	-15	-20
Maximum Access Time (ns)		12	15	20
Maximum Operating Current (mA)		55	50	45
Maximum CMOS Standby Current (μA)	Commercial	500	500	500
	Commercial (L)	50	50	50
	Industrial	500	500	
	Automotive-A		500	

Note:


1. For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com.

Cypress Semiconductor Corporation	•	198 Champion Court	•	San Jose, CA 95134-1709	•	408-943-2600
Document #: 001-06490 Rev. *B				Revise	d Mar	ch 19, 2010





Pin Configuration



Maximum Ratings

(Above which the useful life may be impaired. For user guide- lines, not tested.)	
Storage Temperature65°C to +150°C	

0		
Ambient Tem	perature with	
Power Applie	d	–55°C to +125°C
Supply Voltag	ge on V _{CC} to Relative GNI	D ^[2] –0.5V to +4.6V
DC Voltage A	Applied to Outputs	
in High Z Sta	Applied to Outputs te ^[2]	–0.5V to V _{CC} + 0.5V

	00
DC Input Voltage ^[2] 0.5V to V	′ _{CC} + 0.5V

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

Operating Range

Range	Ambient Temperature	v _{cc}
Commercial	0°C to +70°C	3.3V ±300 mV
Industrial	–40°C to +85°C	
Automotive-A	–40°C to +85°C	

Electrical Characteristics Over the Operating Range^[1]

				-1	2	-15		-20		
Parameter	Description	Test Conditions	i	Min.	Max.	Min.	Max.	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = –2.0 mA		2.4		2.4		2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 4.0 mA			0.4		0.4		0.4	V
V _{IH}	Input HIGH Voltage			2.2	V _{CC} + 0.3V	2.2	V _{CC} + 0.3V	2.2	V _{CC} + 0.3V	V
V _{IL}	Input LOW Voltage ^[2]			-0.3	0.8	-0.3	0.8	-0.3	0.8	V
I _{IX}	Input Leakage Current			-1	+1	-1	+1	-1	+1	μA
I _{OZ}	Output Leakage Current	$GND \le V_I \le V_{CC},$ Output Disabled		-5	+5	-5	+5	-5	+5	μA
I _{CC}	V _{CC} Operating Supply Current	V_{CC} = Max., I_{OUT} = 0 mA, f = f_{MAX} = 1/t _{RC}			55		50		45	mA
I _{SB1}	Automatic CE	Max. V_{CC} , $\overline{CE} \ge V_{IH}$,	Comm'l		5		5		5	mA
	Power-Down Current—	$V_{IN} \ge V_{IH}$, or $V_{IN} \le V_{IL}$, f = f _{MAX}	Comm'l (L)		4		4			mA
	TTL Inputs	' 'MAX	Ind'l		5		5			
			Auto-A				5			
I _{SB2}	Automatic CE	Max. V_{CC} , $\overline{CE} \ge V_{CC} - 0.3V$,	Comm'l		500		500		500	μA
	Power-Down Current— CMOS	$V_{IN} \ge V_{CC} - 0.3V$, or $V_{IN} \le 0.3V$, WE $\ge V_{CC} - 0.3V$ or WE $\le 0.3V$,	Comm'l (L)		50		50			μA
	Inputs ^[3]	$f = f_{MAX}$	Ind'l		500		500			μA

Inputstol	I = I _{MAX}	ina i	500	500		μΑ	
		Auto-A		500		μA	

 Notes:

 2. Minimum voltage is equal to -2.0V for pulse durations of less than 20 ns.

 3. Device draws low standby current regardless of switching on the addresses.

Document #: 001-06490 Rev. *B

Page 2 of 8






Capacitance^[4]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN} : Addresses	Input Capacitance	$T_{A} = 25^{\circ}C, f = 1 \text{ MHz},$	5	pF
C _{IN} : Controls		$V_{\rm CC} = 3.3 V$	6	pF
C _{OUT}	Output Capacitance		6	pF

AC Test Loads and Waveforms^[5]



Switching Characteristics Over the Operating Range^[5]

	-12		-	15	-3			
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle	1			1			1	1
t _{RC}	Read Cycle Time	12		15		20		ns
t _{AA}	Address to Data Valid		12		15		20	ns
t _{OHA}	Data Hold from Address Change	3		3		3		ns
t _{ACE}	CE LOW to Data Valid		12		15		20	ns
t _{DOE}	OE LOW to Data Valid		5		6		7	ns
t _{LZOE}	OE LOW to Low Z ^[6]	0		0		0		ns
t _{HZOE}	OE HIGH to High Z ^[6, 7]		5		6		6	ns
t _{LZCE}	CE LOW to Low Z ^[6]	3		3		3		ns
t _{HZCE}	CE HIGH to High Z ^[6, 7]		6		7		7	ns
t _{PU}	CE LOW to Power-Up	0		0		0		ns
t _{PD}	CE HIGH to Power-Down		12		15		20	ns
Write Cycle ^{[8}	3, 9]	-	-					
t _{WC}	Write Cycle Time	12		15		20		ns
t _{SCE}	CE LOW to Write End	8		10		12		ns
t _{AW}	Address Set-Up to Write End	8		10		12		ns
t _{HA}	Address Hold from Write End	0		0		0		ns
t _{SA}	Address Set-Up to Write Start	0		0		0		ns
t _{PWE}	WE Pulse Width	8		10		12		ns
t _{SD}	Data Set-Up to Write End	7		8		10		ns
t _{HD}	Data Hold from Write End	0		0		0		ns
t _{HZWE}	WE LOW to High Z ^[8]		7		7		7	ns
t _{LZWE}	WE HIGH to Low Z ^[6]	3		3		3		ns

Notes: 4. Tested initially and after any design or process changes that may affect these parameters.

Iested initially and after any design or process changes that may affect these parameters.
 Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified l_{OL}/I_{OH} and capacitance C_L = 30 pF.
 At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any given device.
 t_{HZCE}, t_{HZCE}, t_{HZCE}, t_{HZCE}, t_{HZCE}, t_{HZCE} are specified with C_L = 5 pF as in AC Test Loads. Transition is measured ±500 mV from steady state voltage.
 The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
 The minimum write cycle time for write cycle #3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.

Document #: 001-06490 Rev. *B


Page 3 of 8



Data Retention Characteristics (Over the Operating Range - L version only)


Parameter	Description	Conditions	Min.	Max.	Unit
V _{DR}	V _{CC} for Data Retention		2.0		V
I _{CCDR}	Data Retention Current	$\underline{V_{CC}} = V_{DR} = 2.0V,$	0	20	μΑ
t _{CDR}	Chip Deselect to Data Retention Time	$\overline{CE} \ge V_{CC} - 0.3V,$ $V_{IN} \ge V_{CC} - 0.3V \text{ or }$ $V_{IN} \le 0.3V$	0		ns
t _R	Operation Recovery Time		t _{RC}		ns

Data Retention Waveform




Switching Waveforms

Read Cycle No. 1^[10, 11]



Read Cycle No. 2^[11, 12]





Notes: 10. Device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$. 11. WE is HIGH for read cycle. 12. Address valid prior to or coincident with \overline{CE} transition LOW.

Document #: 001-06490 Rev. *B


Page 4 of 8







Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW)^[9, 14]



Notes: 13. Data I/O is high impedance if $\overline{OE} = V_{|H...}$ 14. If \overline{CE} goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state. 15. During this period, the I/Os are in the output state and input signals should not be applied.

Document #: 001-06490 Rev. *B

Page 5 of 8





Truth Table

CE	WE	OE	Input/Output	Mode	Power
Н	Х	Х	High Z	Deselect/Power-Down	Standby (I _{SB})
L	Н	L	Data Out	Read	Active (I _{CC})
L	L	Х	Data In	Write	Active (I _{CC})
L	Н	Н	High Z	Deselect, Output Disabled	Active (I _{CC})

Ordering Information

Cypress offers other versions of this type of product in many different configurations and features. The following table contains only the list of parts that are currently available. For a complete listing of all options, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products or contact your local sales representative.

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
12	CY7C1399BN-12VXC	51-85031	28-Lead Molded SOJ (Pb-free)	Commercial
	CY7C1399BN-12ZXC	51-85071	28-Lead TSOP I (Pb-free)	
	CY7C1399BNL-12ZXC		28-Lead TSOP I (Pb-free)	
	CY7C1399BN-12VXI	51-85031	28-Lead Molded SOJ (Pb-free)	Industrial
15	CY7C1399BNL-15VXC	51-85031	28-Lead Molded SOJ (Pb-free)	Commercial
	CY7C1399BN-15ZXI	51-85071	28-Lead TSOP I (Pb-free)	Industrial
	CY7C1399BN-15VXA	51-85031	28-Lead Molded SOJ (Pb-free)	Automotive-A

Please contact local sales representative regarding availability of these parts.

Package Diagrams

28-Lead (300-Mil) Molded SOJ (51-85031)

- NDTE : 1. JEDEC STD REF MO088
- 2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.006 in (0.152 mm) PER SIDE
- 3. DIMENSIONS IN INCHES MIN. MAX.










28-Lead TSOP 1 (8x13.4 mm) (51-85071)



All products and company names mentioned in this document may be the trademarks of their respective holders.

Document #: 001-06490 Rev. *B	
-------------------------------	--

Page 7 of 8

© Cypress Semiconductor Corporation, 2006-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.



Document History Page

Document Title: CY7C1399BN 256K (32K x 8) Static RAM Document Number: 001-06490							
REV.	ECN NO.	ISSUE DATE	ORIG. OF CHANGE	DESCRIPTION OF CHANGE			
**	423877	See ECN	NXR	New Data Sheet			
*A	498575	See ECN	NXR	Added Automotive-A range Removed I _{OS} parameter from DC Electrical Characteristics table Updated Ordering Information table.			
*B	2896382	03/19/2010	AJU	Removed obsolete part numbers from Ordering Information table and updated package diagrams.			

Document #: 001-06490 Rev. *B

Page 8 of 8

