

# 256K (32K x 8) Static RAM

### **Features**

- Temperature Ranges
  - Industrial: -40°C to 85°C
  - Automotive-A: -40°C to 85°C
- · Single 3.3V power supply
- · Ideal for low-voltage cache memory applications
- · High speed: 12 ns
- · Low active power
  - 180 mW (max.)
- Low-power alpha immune 6T cell
- Available in Pb-free and non Pb-free Plastic SOJ and TSOP I packages


### Functional Description<sup>[1]</sup>

The CY7C1399BN is a high-performance 3.3V CMOS Static RAM organized as 32,768 words by 8 bits. Easy memory

expansion is provided by an active LOW Chip Enable  $(\overline{CE})$  and active LOW Output Enable  $(\overline{OE})$  and tri-state drivers. The device has an automatic power-down feature, reducing the power consumption by more than 95% when deselected.

An active LOW Write Enable signal  $(\overline{WE})$  controls the writing/reading operation of the memory. When  $\overline{CE}$  and  $\overline{WE}$  inputs are both LOW, data on the eight data input/output pins  $(I/O_0)$  through  $I/O_7$  is written into the memory location addressed by the address present on the address pins  $(A_0)$  through  $A_{14}$ . Reading the device is accomplished by selecting the device and enabling the outputs,  $\overline{CE}$  and  $\overline{OE}$  active LOW, while  $\overline{WE}$  remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins is present on the eight data input/output pins.

The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and Write Enable (WE) is HIGH. The CY7C1399BN is available in 28-pin standard 300-mil-wide SOJ and TSOP Type I packages.



# **Pin Configurations**

	SO Top			
A <sub>5</sub>	1 2 3 4 5 6 7 8 9 10 11 12 13 14	28 27 26 25 24 23 22 21 20 19 18 17 16		V <sub>CC</sub> WE A <sub>4</sub> A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> OE I/O <sub>7</sub> I/O <sub>6</sub> I/O <sub>8</sub> I/O <sub>4</sub> I/O <sub>3</sub>
			l	

### Selection Guide

		-12	-15	-20
Maximum Access Time (ns)		12	15	20
Maximum Operating Current (mA)		55	50	45
Maximum CMOS Standby Current (μA)	Commercial	500	500	500
	Commercial (L)	50	50	50
	Industrial	500	500	
	Automotive-A		500	

#### Note

Cypress Semiconductor Corporation Document #: 001-06490 Rev. \*A

198 Champion Court •


San Jose, CA 95134-1709

-1709 • 408-943-2600 Revised August 31, 2006

<sup>1.</sup> For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com.



### **Pin Configuration**



# **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ......-65°C to +150°C

Ambient Temperature with

Power Applied ......55°C to +125°C

Supply Voltage on  $V_{CC}$  to Relative  $\mbox{GND}^{[2]}$  .... –0.5V to +4.6V

DC Voltage Applied to Outputs in High Z State  $^{[2]}$  ......-0.5V to  $V_{CC}$  + 0.5V

DC Input Voltage  $^{[2]}$ .....-0.5V to  $V_{CC}$  + 0.5V

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-Un Current	>200 mA

### Operating Range

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	3.3V ±300 mV
Industrial	–40°C to +85°C	
Automotive-A	–40°C to +85°C	

# Electrical Characteristics Over the Operating Range[1]

				-1	12	-15		-20		
Parameter	Description	Test Conditions	;	Min.	Max.	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC}$ = Min., $I_{OH}$ = -2.0 mA		2.4		2.4		2.4		V
$V_{OL}$	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 4.0 mA			0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.2	V <sub>CC</sub> + 0.3V	2.2	V <sub>CC</sub> + 0.3V	2.2	V <sub>CC</sub> + 0.3V	V
V <sub>IL</sub>	Input LOW Voltage <sup>[2]</sup>				8.0	-0.3	8.0	-0.3	8.0	V
I <sub>IX</sub>	Input Leakage Current			-1	+1	-1	+1	-1	+1	μА
I <sub>OZ</sub>	Output Leakage Current	$GND \leq V_I \leq V_{CC},$ Output Disabled		<b>–</b> 5	+5	<b>–</b> 5	+5	<b>-</b> 5	+5	μА
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$V_{CC}$ = Max., $I_{OUT}$ = 0 mA, f = f <sub>MAX</sub> = 1/t <sub>RC</sub>			55		50		45	mA
I <sub>SB1</sub>	Automatic CE	Max. $V_{CC}$ , $\overline{CE} \ge V_{IH}$ ,	Comm'l		5		5		5	mA
	Power-Down Current—	$V_{IN} \ge V_{IH}$ , or $V_{IN} \le V_{IL}$ , $f = f_{MAX}$	Comm'l (L)		4		4			mA
	TTL Inputs	I - IMAX	Ind'l		5		5			
			Auto-A				5			
I <sub>SB2</sub>	Automatic CE	Max. $V_{CC}$ , $\overline{CE} \ge V_{CC} - 0.3V$ ,	Comm'l		500		500		500	μА
	$ \begin{array}{ll} \text{Power-Down} & V_{IN} \! \geq \! V_{CC} \! - \! 0.3 \text{V, or } V_{IN} \! \leq \! 0.3 \text{V,} \\ \text{Current} \! \leftarrow \! \text{CMOS} & WE \! \geq \! V_{CC} \! - \! 0.3 \text{V or } WE \! \leq \! 0.3 \text{V,} \\ \end{array} $		Comm'l (L)		50		50			μА
	Inputs <sup>[3]</sup>	$ f = f_{MAX}$	Ind'l		500		500			μА
			Auto-A				500			μА

### Notes:

- Minimum voltage is equal to -2.0V for pulse durations of less than 20 ns.
   Device draws low standby current regardless of switching on the addresses.


Document #: 001-06490 Rev. \*A



### Capacitance<sup>[4]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub> : Addresses	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	5	pF
C <sub>IN</sub> : Controls		$V_{CC} = 3.3V$	6	pF
C <sub>OUT</sub>	Output Capacitance	]	6	pF

### AC Test Loads and Waveforms<sup>[5]</sup>



# Switching Characteristics Over the Operating Range<sup>[5]</sup>

		-	12	-15		-20		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle				1			l .	1
t <sub>RC</sub>	Read Cycle Time	12		15		20		ns
t <sub>AA</sub>	Address to Data Valid		12		15		20	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		12		15		20	ns
t <sub>DOE</sub>	OE LOW to Data Valid		5		6		7	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[6]</sup>	0		0		0		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[6, 7]</sup>		5		6		6	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[6]</sup>	3		3		3		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[6, 7]</sup>		6		7		7	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		0		0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		12		15		20	ns
Write Cycle <sup>[8</sup>	3, 9]	•	•	•	•	•	•	•
t <sub>WC</sub>	Write Cycle Time	12		15		20		ns
t <sub>SCE</sub>	CE LOW to Write End	8		10		12		ns
t <sub>AW</sub>	Address Set-Up to Write End	8		10		12		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		0		ns
t <sub>PWE</sub>	WE Pulse Width	8		10		12		ns
t <sub>SD</sub>	Data Set-Up to Write End	7		8		10		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[8]</sup>		7		7		7	ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[6]</sup>	3		3		3		ns

### Notes:

- Notes:
  4. Tested initially and after any design or process changes that may affect these parameters.
  5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified loL/loH and capacitance CL = 30 pF.
  6. At any given temperature and voltage condition, thzCE is less than tLZCE, thZOE is less than tLZOE, and thZWE is less than tLZWE for any given device.
  7. thZOE, thZCE, thZWE are specified with CL = 5 pF as in AC Test Loads. Transition is measured ±500 mV from steady state voltage.
  8. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
  9. The minimum write cycle time for write cycle #3 (WE controlled, OE LOW) is the sum of thzWE and tsD.


[+] Feedback



### Data Retention Characteristics (Over the Operating Range - L version only)


Parameter	Description	Conditions	Min.	Max.	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention		2.0		V
I <sub>CCDR</sub>	Data Retention Current	$\frac{V_{CC} = V_{DR} = 2.0V,}{CE \ge V_{CC} - 0.3V,}$	0	20	μΑ
t <sub>CDR</sub>	Chip Deselect to Data Retention Time	$CE \ge V_{CC} - 0.3V$ , $V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$	0		ns
t <sub>R</sub>	Operation Recovery Time		t <sub>RC</sub>		ns

### **Data Retention Waveform**




## **Switching Waveforms**

Read Cycle No.  $\mathbf{1}^{[10, 11]}$ 



# Read Cycle No. $\mathbf{2}^{[11,\ 12]}$



### Notes:

- 10. <u>Device</u> is continuously selected. <u>OE</u>, <u>CE</u> = V<sub>IL</sub>. 11. <u>WE</u> is HIGH for read cycle.
- 12. Address valid prior to or coincident with  $\overline{\text{CE}}$  transition LOW.


Document #: 001-06490 Rev. \*A

[+] Feedback




# Switching Waveforms (continued)


## Write Cycle No. 1 (WE Controlled)<sup>[8, 13, 14]</sup>



# Write Cycle No. 2 (CE Controlled)[8, 13, 14]



# Write Cycle No. 3 (WE Controlled, OE LOW)[9, 14]



- 13. Data I/O is high impedance if  $\overline{\text{OE}} = \text{V}_{\text{IH}}$ .

  14. If  $\overline{\text{CE}}$  goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.

  15. During this period, the I/Os are in the output state and input signals should not be applied.

Document #: 001-06490 Rev. \*A



## **Truth Table**

CE	WE	OE	Input/Output	Mode	Power
Н	Х	Х	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
L	Н	L	Data Out	Read	Active (I <sub>CC</sub> )
L	L	Х	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Deselect, Output Disabled	Active (I <sub>CC</sub> )

# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
12	CY7C1399BN-12VC	51-85031	28-Lead Molded SOJ	Commercial
	CY7C1399BN-12VXC		28-Lead Molded SOJ (Pb-free)	
	CY7C1399BN-12ZC	51-85071	28-Lead TSOP I	
	CY7C1399BN-12ZXC		28-Lead TSOP I (Pb-free)	
	CY7C1399BNL-12ZC		28-Lead TSOP I	
	CY7C1399BNL-12ZXC		28-Lead TSOP I (Pb-free)	
	CY7C1399BN-12VXI	51-85031	28-Lead Molded SOJ (Pb-free)	Industrial
15	CY7C1399BN-15VC		28-Lead Molded SOJ	Commercial
	CY7C1399BN-15VXC		28-Lead Molded SOJ (Pb-free)	
	CY7C1399BN-15ZC	51-85071	28-Lead TSOP I	
	CY7C1399BN-15ZXC		28-Lead TSOP I (Pb-free)	
	CY7C1399BNL-15ZXC		28-Lead TSOP I (Pb-free)	
	CY7C1399BNL-15VXC	51-85031	28-Lead Molded SOJ (Pb-free)	
	CY7C1399BN-15VI		28-Lead Molded SOJ	Industrial
	CY7C1399BN-15VXI		28-Lead Molded SOJ (Pb-free)	
	CY7C1399BN-15ZI	51-85071	28-Lead TSOP I	
	CY7C1399BN-15ZXI		28-Lead TSOP I (Pb-free)	
	CY7C1399BN-15VXA	51-85031	28-Lead Molded SOJ (Pb-free)	Automotive-A
20	CY7C1399BN-20ZXC	51-85071	28-Lead TSOP I (Pb-free)	Commercial

Please contact local sales representative regarding availability of these parts.

[+] Feedback




### **Package Diagrams**

#### NOTE:

### 28-Lead (300-Mil) Molded SOJ (51-85031)


- 1. JEDEC STD REF MO088
- 2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.006 in (0.152 mm) PER SIDE
- 3. DIMENSIONS IN INCHES

MAX.



### 28-Lead TSOP 1 (8x13.4 mm) (51-85071)

ORIENTATION I.D MAY BE LOCATED EITHER AS SHOWN IN OPTION 1 OR OPTION 2



All products and company names mentioned in this document may be the trademarks of their respective holders.

### Document #: 001-06490 Rev. \*A

Page 7 of 8



# **Document History Page**

Document Title: CY7C1399BN 256K (32K x 8) Static RAM Document Number: 001-06490							
REV.	ECN NO.	ISSUE DATE	ORIG. OF CHANGE	DESCRIPTION OF CHANGE			
**	423877	See ECN	NXR	New Data Sheet			
*A	498575	See ECN	NXR	Added Automotive-A range Removed I <sub>OS</sub> parameter from DC Electrical Characteristics table Updated Ordering Information table.			

Document #: 001-06490 Rev. \*A Page 8 of 8