8-Bit, 200 MSPS ADC

AD9054A

1.0 SCOPE

This specification documents the detail requirements for space qualified product manufactured on Analog Devices, Inc.'s QML certified line per MIL-PRF-38535 Level V except as modified herein. The manufacturing flow described in the STANDARD SPACE LEVEL PRODUCTS PROGRAM brochure is to be considered a part of this specification. http://www.analog.com/aerospace
This data sheet specifically details the space grade version of this product. A more detailed operational description and a complete data sheet for commercial product grades can be found at www.analog.com/AD9054

2.0 Part Number. The complete part number(s) of this specification follow:

<u>Part Number</u> <u>Description</u>

AD9054-703J44 8-Bit, 200 MSPS ADC

2.1 Case Outline.

<u>Letter</u> <u>Descriptive designator</u> <u>Case Outline (Lead Finish per MIL-PRF-38535)</u>

J44 <u>J 44-Lead ceramic JLCC</u>

3.0 Terminal Connections:

Pin Number	Mnemonic	Pin Number	Mnemonic
1	AIN	23	GND
2	GND	24	VDD
3	VDD	25	DB_0
4	DEMUX	26	DB
5	DS	27	DB ₂
6	DS	28	DB_{3}
7	ENCODE	29	DB ₄
8	ENCODE	30	DB ₅
9	VDD	31	DB_{6}
10	GND	32	DB_{7}
11	VDD	33	GND
12	GND	34	VDD
13	DA ₇	35	GND
14	DA ₆	36	VDD
15	DA ₅	37	VDD
16	DA ₄	38	GND
17	DA ₃	39	VREF OUT
18	DA ₂	40	VREF IN
19	DA ₁	41	GND
20	DA_0	42	VDD
21	VDD	43	GND
22	GND	44	AIN

Figure 1 - Terminal connections.

ASD0015375 Rev. D Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use,

reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700 www.analog.com Fax: 781.326.8703 © 2008 Analog Devices, Inc. All rights reserved.

AD9054A

Absolute Maximum Ratings. $(T_A = 25^{\circ}C, \text{ unless otherwise noted})$ 4.0

V _{DD}	6V
Analog Inputs	V _{DD} to 0.0V
Digital Inputs	V_{DD} to $0.0V$
VREF IN, VREF OUT	V_{DD} to $0.0\mathrm{V}$
Digital Output Current	20mA
Operating Temperature	55°C to +125°C
Storage Temperature	65°C to +150°C
Maximum Junction Temperature	+150°C
Maximum Case Temperature	+150°C
NOTES	

Absolute maximum ratings are limiting values to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability is not necessarily implied. Exposure to absolute maximum rating conditions for an extended period of time may affect device reliability.

4.1 **Thermal Characteristics:**

Thermal Resistance, 44-lead JLCC Package Junction-to-Case (Θ_{IC}) = 10°C/W Max Junction-to-Ambient (Θ_{JA}) = 49°C/W Max

4.2 **Electrical Table**:

		Table I				
Parameter See notes at end of table	Symbol	Conditions <u>1/</u>	Sub- group	Limit Min	Limit Max	Units
DC Accuracy						
Differential Nonlinearity	DNL		1 2,3	-1 -1	+1.5 +2.0	LSB
Integral Nonlinearity	INL		1 2,3		±1.5 ±2.0	LSB
No Missing Codes		Guaranteed				
Gain Error	A _e	<u>2/</u> 8/	1 2,3		±7.0 ±9.0	%FS
Analog Input	•		,	•		
Input Offset Voltage	V_{OS}		1 2,3		±16 ±23	mV
Input Resistance	R _{in}	<u>8/</u>	1 2,3	36 23		kΩ
Input Bias Current	I _b		1 2,3		50 75	μΑ
Reference Output						
Output Voltage	$V_{ m REF}$	<u>8/</u>	1,2,3	2.4	2.6	V

		Table I (Continued)				
Parameter See notes at end of table	Symbol	Conditions <u>1/</u>	Sub- group	Limit Min	Limit Max	Units
Switching Performance						
Maximum Conversion Rate	F_s		1,2,3	200		MSPS
Output Valid Time	$t_{\rm v}$	<u>3/</u> <u>, 9/</u>	7	2.7		ns
Output Propagation Delay	t_{PD}	<u>3/</u> <u>,9/</u>	7		7.9	ns
Digital Inputs			•			
HIGH Level Current	I_{IH}	<u>4/, 8/</u>	1,2,3		625	μA
LOW Level Current	${ m I}_{ m IL}$	<u>4/, 8/</u>	1,2,3		625	μA
Digital Outputs			_			
HIGH Output Voltage	V_{OH}	<u>9/</u>	1,2,3	2.4		V
LOW Output Voltage	V_{OL}	<u>9/</u>	1,2,3		0.4	V
Power Supply			_			
V _{DD} Supply Current	I_{DD}	<u>8/</u>	1,2,3		156	mA
Power Dissipation	P_{D}	<u>5/</u>	1		781	mW
Power Dissipation Sensitivity	P_{SS}	<u>6/</u>	1		15	mV/V
Dynamic Performance						
Signal-to-Noise Ratio	SNR	$f_{IN} = 49.7 \text{ MHZ}$	9	42		dB
(Without Harmonics)	SINK	$f_{IN} = 70.1 \text{ MHZ}$	9	42		QD.
Signal-to-Noise Ratio	CINIAD	$f_{IN} = 49.7 \text{ MHZ}$	9	40		dr.
(With Harmonics)	SINAD	$f_{IN} = 70.1 \text{ MHZ}$	9	39		dB
Eccation Name of Disc	ENOB	$f_{IN} = 49.7 \text{ MHZ}$	9	6.35		D:4-
Effective Number of Bits		$f_{IN} = 70.1 \text{ MHZ}$	9	6.18		Bits
2 nd Harmonic Distortion	JIID	f _{IN} = 49.7 MHZ	9	54		dDa
2 narmonic Distortion	2HD	$f_{IN} = 70.1 \text{ MHZ}$	9	49		dBc
		f _{IN} = 49.7 MHZ	9	48		
3 rd Harmonic Distortion	3HD	$f_{IN} = 70.1 \text{ MHZ}$	9	48		dBc
		$I_{\rm IN} = 70.1 \text{ MITZ}$		73		

TABLE I NOTES:

- $\underline{1}$ / $V_{DD} = 5 \text{ V}$, external reference, $f_s = \text{max unless otherwise noted.}$
- 2/ Gain error and gain temperature coefficient are based on the ADC only (with a fixed 2.5 V external reference)
- t_{v} and t_{pD} are measured from the threshold crossing of the ENCODE input to valid TTL levels of the digital outputs. The output ac load during test is 5 pF.
- $\underline{4}$ / I_{IH} and I_{IL} are valid for differential input voltages of less than 1.5V. At higher differential voltages, the input current will increase to a maximum of 1.5 mA at 25°C and 2.0 mA @ -55°C and 125°C
- <u>5/</u> Power dissipation is measured under the following conditions: analog input is -1 dBFS at 19.7 MHz.
- $\underline{6}$ A change in input offset voltage with respect to a change in V_{DD} .
- 7/ SNR/harmonics based on an analog input voltage of -1.0 dBFS referenced to a 1.024 V full-scale input range.
- 8/ 100% production tested at 25°C; guaranteed by design and characterization testing for full mil temperature range.
- 9/ Go/No-Go parameter only, no read and record data available.

AD9054A

4.3 Electrical Test Requirements:

Table II						
Test Requirements	Subgroups (in accordance with MIL-PRF-38535, Table III)					
Interim Electrical Parameters	1					
Final Electrical Parameters	1, 2, 3, 7, 9 <u>1</u> / <u>2</u> / <u>3</u> /					
Group A Test Requirements	1, 2, 3, 7, 9 <u>3</u> /					
Group C end-point electrical parameters	1 <u>2</u> /					
Group D end-point electrical parameters	1					

- $\underline{1}$ / PDA applies to subgroup 1 only. Delta's excluded from PDA.
- 2/ See Table III for delta parameters. See Table I for test conditions.
- 3/ Table I parameters with Note 8/ are 100% production tested at 25°C; guaranteed by design and characterization testing for full mil temperature range.

4.4 Table III - Life Test Endpoint and Delta Parameter (Product is tested in accordance with Table I with the following exceptions)

Parameter	Symbol	Sub-	Post Burn in Limit	Burn In	Post Life Test Limit	Life Test	Units
		groups	Max	Delta	Max	Delta	
V _{DD} Supply Current	I_{DD}	1	156	-	171.6	±15.6	mA
Input Offset Voltage	V_{OS}	1	±23	±7	±30	±7	mV
Gain Error	A _e	1	±9	±2	±13	±4	%FS

5.0 MIL-STD-38535 QMLV exceptions:

5.1 Full WLA per MIL-STD-883 TM 5007 is not available for this product fabricated in a QMLQ wafer process facility. SEM Inspection only is available per MIL-STD-883, TM2018.

AD9054A

Rev	Description of Change	Date
A	Initiate	10/18/2004
В	Typical values for Dynamic Performance for subgroup 10 & 11 deleted	06/15/2005
С	Clarify SEM vs. WLA availability for QMLQ fab process	11/12/2007
D	Update header/footer and add to 1.0 Scope description.	March 17, 2008



www.analog.com