## FEATURES

## Ultralow on-resistance: <br> $0.5 \Omega$ typical <br> $0.8 \Omega$ maximum at 5 V supply

Excellent audio performance, ultralow distortion:
$0.13 \Omega$ typical
$0.24 \Omega$ maximum Ron flatness
High current carrying capability:
400 mA continuous current
600 mA peak current at 5 V
Automotive temperature range: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Rail-to-rail operation
Typical power consumption (<0.01 $\mu \mathrm{W}$ )
Pin-compatible upgrade for the ADG749 and ADG779

## APPLICATIONS

## Cellular phones

## PDAs

Battery-powered systems
Audio and video signal routing
Modems
PCMCIA cards

## Hard drives

Relay replacement

## GENERAL DESCRIPTION

The ADG849 is a monolithic, CMOS SPDT (single pole, double throw) switch that operates with a supply range of 1.8 V to 5.5 V . It is designed to offer ultralow on-resistance values of typically $0.5 \Omega$. This design makes the ADG849 an ideal solution for applications that require minimal distortion through the switch. The ADG849 also has the capability of carrying large amounts of current, typically 600 mA at 5 V operation.

Each switch of the ADG849 conducts equally well in both directions when on. The device exhibits break-before-make switching action, thus preventing momentary shorting when switching channels.

The ADG849 is available in a tiny, 6-lead SC70 package, making it the ideal candidate for space-constrained applications.

Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAM


SWITCHES SHOWN FOR A LOGIC 1 INPUT

Figure 1.

## PRODUCT HIGHLIGHTS

1. Very low on-resistance, $0.5 \Omega$ typical.
2. Tiny, 6-lead SC70 package.
3. Low power dissipation. The CMOS construction ensures low power dissipation.
4. High current carrying capability.
5. Low THD + noise ( $0.01 \%$ typ).

## COMPARABLE PARTS

View a parametric search of comparable parts.

## DOCUMENTATION

## Data Sheet

- ADG849: $3 \mathrm{~V} / 5 \mathrm{~V}$ CMOS $0.5 \Omega$ SPDT Switch in SC70 Data Sheet


## User Guides

- UG-252: Evaluation Board for the AD7280A Lithium Ion Battery Monitoring System


## TOOLS AND SIMULATIONS

- ADG849 SPICE Macro Model


## REFERENCE DESIGNS

- CN0197


## REFERENCE MATERIALS

## Product Selection Guide

- Switches and Multiplexers Product Selection Guide


## Technical Articles

- CMOS Switches Offer High Performance in Low Power, Wideband Applications
- Data-acquisition system uses fault protection


## DESIGN RESOURCES

- ADG849 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints


## DISCUSSIONS

View all ADG849 EngineerZone Discussions.

## SAMPLE AND BUY

Visit the product page to see pricing options.

## TECHNICAL SUPPORT $\square$

Submit a technical question or find your regional support number.

## DOCUMENT FEEDBACK

Submit feedback for this data sheet.

## ADG849

## TABLE OF CONTENTS

Specifications .....  3
Absolute Maximum Ratings ..... 5
ESD Caution ..... 5
Pin Configuration and Function Descriptions .....  6
Typical Performance Characteristics .....  7
Test Circuits .....  9
Outline Dimensions ..... 11
Ordering Guide ..... 11

## REVISION HISTORY

7/04—Revision 0: Initial Version

## SPECIFICATIONS

Table 1. $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}^{1}$


[^0]${ }^{2}$ Guaranteed by design, not subject to production test.

## ADG849

Table 2. $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 3.6 V , GND $=0 \mathrm{~V}^{1}$

${ }^{1}$ The temperature range for the Y version is $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
${ }^{2}$ Guaranteed by design, not subject to production test.

## ABSOLUTE MAXIMUM RATINGS

Table 3. $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted

| Parameter | Rating |
| :--- | :--- |
| V $_{\text {DD }}$ to GND | -0.3 V to +7 V |
| Analog Inputs ${ }^{1}$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ or 30 mA, |
|  | whichever occurs first |
| Digital Inputs | -0.3 V to V VD +0.3 V or 30 mA, |
| whichever occurs first |  |
| Peak Current, S or D | 600 mA (pulsed at 1 ms, |
|  | $10 \%$ duty cycle maximum) |
| Continuous Current, S or D | 400 mA |
| Operating Temperature Range |  |
| $\quad$ Extended | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $+150^{\circ} \mathrm{C}$ |
| SC70 Package |  |
| $\theta_{\mathrm{JA}}$ Thermal Impedance | $332^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\mathrm{J}}$ Thermal Impedance | $120^{\circ} \mathrm{C} / \mathrm{W}$ |
| Reflow Soldering |  |
| Peak Temperature | $260(0 /-5)^{\circ} \mathrm{C}$ |
| Time at Peak Temperature | 10 sec to 40 sec |
|  |  |

${ }^{1}$ Overvoltages at $\mathrm{IN}, \mathrm{S}$, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

Table 4. Truth Table

| IN | Switch S1 | Switch S2 |
| :--- | :--- | :--- |
| 0 | On | Off |
| 1 | Off | On |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance
degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. Pin Configuration

Table 5. Terminology

| Mnemonic | Function |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Most Positive Power Supply Potential. |
| GND | Ground (0 V) Reference. |
| IDD | Positive Supply Current. |
| S | Source Terminal. May be an input or output. |
| D | Drain Terminal. May be an input or output. |
| IN | Logic Control Input. |
| Ron | Ohmic Resistance between D and S. |
| $\triangle$ Ron | On-Resistance Match Between any Two Channels i.e., Ron Maximum to Ron Minimum. |
| Rflaton) | Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range. |
| $\mathrm{I}_{5}$ (Off) | Source Leakage Current with the Switch Off. |
| $\mathrm{Id}_{\mathrm{L}} \mathrm{I}_{\mathrm{s}}(\mathrm{On}$ ) | Channel Leakage Current with the Switch On. |
| $\mathrm{V}_{\mathrm{D}}\left(\mathrm{V}_{\mathrm{s}}\right)$ | Analog Voltage on Terminals D, S. |
| $V_{\text {INL }}$ | Maximum Input Voltage for Logic 0 . |
| $\mathrm{V}_{\text {INH }}$ | Minimum Input Voltage for Logic 1. |
| Ins (IINH) | Input Current of the Digital Input. |
| $\mathrm{C}_{5}$ (Off) | Off Switch Source Capacitance. Measured with reference to ground. |
| $\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{S}}(\mathrm{On})$ | On Switch Capacitance. Measured with reference to ground. |
| ton | Delay time between the $50 \%$ and $90 \%$ points of the digital input and switch on condition. |
| toff | Delay time between the $50 \%$ and $90 \%$ points of the digital input and switch off condition. |
| t $_{\text {Bв }}$ | On or off time measured between the $80 \%$ points of both switches when switching from one to another. |
| Charge Injection | A measure of the glitch impulse transfered from the digital input to the analog output during switching. |
| Crosstalk | A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance. |
| Off Isolation | A measure of unwanted signal coupling through an off switch. |
| Bandwidth | The frequency at which the output is attenuated by 3 dB . |
| On-Response | The frequency response of the on switch. |
| Insertion Loss | The loss due to the on-resistance of the switch. |
| THD + N | The ratio of harmonic amplitudes plus the noise of a signal to the fundamental. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 3. On-Resistance vs. $V_{D} / V_{S}, V_{D D}=5 \mathrm{~V} \pm 10 \%$


Figure 4. On-Resistance vs. $V_{D} / V_{S}, V_{D D}=2.5 \mathrm{~V}$ to 3.6 V


Figure 5. On-Resistance vs. Temperature, $V_{D D}=5 \mathrm{~V}$


Figure 6. On-Resistance vs. Temperature, $V_{D D}=3 \mathrm{~V}$


Figure 7. Leakage Currents vs. Temperature, $V_{D D}=5 \mathrm{~V}$


Figure 8. Leakage Currents vs. Temperature, $V_{D D}=3 \mathrm{~V}$


Figure 9. Charge Injection


Figure 10. ton/toff vs. Temperature


Figure 11. Bandwidth


Figure 12. Off Isolation vs. Frequency


Figure 13. Crosstalk vs. Frequency


Figure 14. Total Harmonic Distortion + Noise

## TEST CIRCUITS



Figure 15. On-Resistance


Figure 16. Off-Leakage
Figure 17. On-Leakage


Figure 18. Switching Times, $t_{\text {on }}, t_{\text {off }}$


Figure 19. Break-Before-Make Time Delay, $t_{B B M}$


Figure 20. Charge Injection

## ADG849



Figure 21. Off Isolation


Figure 22. Channel-to-Channel Crosstalk


Figure 23. Bandwidth

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-203AB
Figure 24. 6-Lead SC70 Package
[KS-6]
Dimensions shown in Millimeters

## ORDERING GUIDE

| Model | Temperature Range | Package Description | Package <br> Option | Branding $^{1}$ |
| :--- | :--- | :--- | :--- | :--- |
| ADG849YKSZ-500RL7 ${ }^{2}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SC70 (Plastic Surface Mount) | KS-6 | SNA |
| ADG849YKSZ-REEL $^{2}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SC70 (Plastic Surface Mount) | KS-6 | SNA |
| ADG849YKSZ-REEL7 $7^{2}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SC70 (Plastic Surface Mount) | KS-6 | SNA |

${ }^{1}$ Branding on all packages is limited to three characters due to space constraints.
${ }^{2} \mathrm{Z}=\mathrm{Pb}$-free part.

## ADG849

## NOTES


[^0]:    ${ }^{1}$ The temperature range for the Y version is $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

