```
FEATURES
2 Matched ADCs on Single Chip
5 0 \text { MSPS Conversion Speed}
On-Board Voltage Reference
Low Power (<1 W)
Low Input Capacitance (10 pF)
6 5 \text { V Power Supplies}
Flexible Input Range
APPLICATIONS
Quadrature Demodulation for Communications
Digital Oscilloscopes
Electronic Warfare
Radar
```


## GENERAL DESCRIPTION

The AD9058 combines two independent, high performance, 8 -bit analog-to-digital converters (ADCs) on a single monolithic IC. Combined with an optional on-board voltage reference, the AD9058 provides a cost-effective alternative for systems requiring two or more ADCs.
Dynamic performance (SNR, ENOB) is optimized to provide up to 50 MSPS conversion rates. The unique architecture results in low input capacitance while maintaining high performance and low power ( $<0.5 \mathrm{~W} /$ channel). Digital inputs and outputs are TTL compatible.

Performance has been optimized for an analog input of 2 V p-p ( $\pm 1 \mathrm{~V} ; 0 \mathrm{~V}$ to 2 V ). Using the on-board 2 V voltage reference, the AD9058 can be set up for unipolar positive operation ( 0 V to 2 V ). This internal voltage reference can drive both ADCs.

Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C}\right)$ and military $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ temperature range parts are available. Parts are supplied in hermetic 48-lead DIP and 44-lead "J" lead packages

REV. D

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

## FUNCTIONAL BLOCK DIAGRAM



QUADRATURE RECEIVER


## AD9058-SPECIFICATIONS

ELECTRICAL CHARACTERISTICS $\begin{aligned} & {\left[ \pm V_{S}= \pm 5 \mathrm{~V} ; \mathrm{V}_{\text {REF }}=2 \mathrm{~V} \text { (internal); ENCODE }=40 \mathrm{MSPS} ; \mathrm{A}_{\mathrm{IN}}=0 \mathrm{~V} \text { to } 2 \mathrm{~V} ;-\mathrm{V}_{\text {REF }}=\right.} \\ & \text { GROUND, unless otherwise noted.] }{ }^{1} \text { All specifications apply to either of the two ADCs. }\end{aligned}$

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter} \& \multirow[b]{2}{*}{Temp} \& \multirow[t]{2}{*}{Test Level} \& \multicolumn{3}{|l|}{AD9058AJD/AJJ} \& \multicolumn{3}{|l|}{AD9058AKD/AKJ} \& \multirow[b]{2}{*}{Unit} \\
\hline \& \& \& Min \& Typ \& Max \& Min \& Typ \& Max \& \\
\hline RESOLUTION \& \& \& 8 \& \& \& 8 \& \& \& Bits \\
\hline \begin{tabular}{l}
DC ACCURACY \\
Differential Nonlinearity \\
Integral Nonlinearity \\
No Missing Codes
\end{tabular} \& \begin{tabular}{l}
\(25^{\circ} \mathrm{C}\) \\
Full \\
\(25^{\circ} \mathrm{C}\) \\
Full \\
Full
\end{tabular} \& \[
\begin{aligned}
\& \text { I } \\
\& \text { VI } \\
\& \text { I } \\
\& \text { VI } \\
\& \text { VI }
\end{aligned}
\] \& \multicolumn{2}{|l|}{0.25
0.5
Guaranteed} \& \[
\begin{aligned}
\& 0.65 \\
\& 0.8 \\
\& 1.3 \\
\& 1.4
\end{aligned}
\] \& \multicolumn{2}{|l|}{0.25
0.5
Guaranteed} \& \[
\begin{aligned}
\& 0.5 \\
\& 0.7 \\
\& 1.0 \\
\& 1.25
\end{aligned}
\] \& \[
\begin{aligned}
\& \text { LSB } \\
\& \text { LSB } \\
\& \text { LSB } \\
\& \text { LSB }
\end{aligned}
\] \\
\hline \begin{tabular}{l}
ANALOG INPUT Input Bias Current \\
Input Resistance Input Capacitance Analog Bandwidth
\end{tabular} \& \[
\begin{aligned}
\& 25^{\circ} \mathrm{C} \\
\& \text { Full } \\
\& 25^{\circ} \mathrm{C} \\
\& 25^{\circ} \mathrm{C} \\
\& 25^{\circ} \mathrm{C}
\end{aligned}
\] \& \[
\begin{aligned}
\& \text { I } \\
\& \text { VI } \\
\& \text { I } \\
\& \text { IV } \\
\& \text { V }
\end{aligned}
\] \& 12 \& \[
\begin{aligned}
\& 75 \\
\& \\
\& 28 \\
\& 10 \\
\& 175
\end{aligned}
\] \& \[
\begin{aligned}
\& 170 \\
\& 340 \\
\& 15
\end{aligned}
\] \& 12 \& \[
\begin{aligned}
\& 75 \\
\& 28 \\
\& 10 \\
\& 175
\end{aligned}
\] \& \[
\begin{aligned}
\& 170 \\
\& 340 \\
\& 15
\end{aligned}
\] \& \begin{tabular}{l}
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\) \\
\(\mathrm{k} \Omega\) \\
pF \\
MHz
\end{tabular} \\
\hline \begin{tabular}{l}
REFERENCE INPUT \\
Reference Ladder Resistance \\
Ladder Tempco \\
Reference Ladder Offset (Top) \\
Reference Ladder Offset (Bottom) \\
Offset Drift Coefficient
\end{tabular} \& \begin{tabular}{l}
\(25^{\circ} \mathrm{C}\) \\
Full \\
Full \\
\(25^{\circ} \mathrm{C}\) \\
Full \\
\(25^{\circ} \mathrm{C}\) \\
Full \\
Full
\end{tabular} \& \[
\begin{aligned}
\& \text { I } \\
\& \text { VI } \\
\& \text { V } \\
\& \text { I } \\
\& \text { VI } \\
\& \text { I } \\
\& \text { VI }
\end{aligned}
\] \& \& \[
\begin{aligned}
\& 170 \\
\& 0.45 \\
\& 8 \\
\& 8 \\
\& 50
\end{aligned}
\] \& \[
\begin{aligned}
\& 220 \\
\& 270 \\
\& 16 \\
\& 24 \\
\& 23 \\
\& 33
\end{aligned}
\] \& \& \[
\begin{aligned}
\& 170 \\
\& 0.45 \\
\& 8 \\
\& 8 \\
\& 50
\end{aligned}
\] \& \[
\begin{aligned}
\& 220 \\
\& 270 \\
\& 16 \\
\& 24 \\
\& 23 \\
\& 33
\end{aligned}
\] \& \begin{tabular}{l}
\(\Omega\) \\
\(\Omega\) \\
\(\Omega /{ }^{\circ} \mathrm{C}\) \\
mV \\
mV \\
mV \\
mV \\
\(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline \begin{tabular}{l}
INTERNAL VOLTAGE REFERENCE \\
Reference Voltage \\
Temperature Coefficient Power Supply Rejection Ratio (PSRR)
\end{tabular} \& \[
\begin{aligned}
\& 25^{\circ} \mathrm{C} \\
\& \text { Full } \\
\& \text { Full } \\
\& 25^{\circ} \mathrm{C}
\end{aligned}
\] \& \[
\begin{aligned}
\& \mathrm{I} \\
\& \mathrm{VI} \\
\& \mathrm{~V} \\
\& \mathrm{I}
\end{aligned}
\] \& \[
\begin{aligned}
\& 1.95 \\
\& 1.90
\end{aligned}
\] \& \[
\begin{aligned}
\& 2.0 \\
\& 150 \\
\& 10
\end{aligned}
\] \& \[
\begin{aligned}
\& 2.20 \\
\& 2.25 \\
\& 25
\end{aligned}
\] \& \[
\begin{aligned}
\& 1.95 \\
\& 1.90
\end{aligned}
\] \& \[
\begin{aligned}
\& 2.0 \\
\& 150 \\
\& 10
\end{aligned}
\] \& \[
\begin{aligned}
\& 2.20 \\
\& 2.25
\end{aligned}
\]
\[
25
\] \& \begin{tabular}{l}
V \\
V \\
\(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\(\mathrm{mV} / \mathrm{V}\)
\end{tabular} \\
\hline \begin{tabular}{l}
SWITCHING PERFORMANCE \\
Maximum Conversion Rate \({ }^{2}\) Aperture Delay ( \(\mathrm{t}_{\mathrm{A}}\) ) Aperture Delay Matching Aperture Uncertainty (Jitter) Output Delay (Valid) \(\left(\mathrm{t}_{\mathrm{v}}\right)^{2}\) Output Delay ( \(\mathrm{t}_{\mathrm{V}}\) ) Tempco Propagation Delay ( \(\left.\mathrm{t}_{\mathrm{PD}}\right)^{2}\) Propagation Delay ( \(\mathrm{tpD}_{\mathrm{p}}\) ) Tempco Output Time Skew
\end{tabular} \& \[
\begin{aligned}
\& 25^{\circ} \mathrm{C} \\
\& 25^{\circ} \mathrm{C} \\
\& 25^{\circ} \mathrm{C} \\
\& 25^{\circ} \mathrm{C} \\
\& 25^{\circ} \mathrm{C} \\
\& \text { Full } \\
\& 25^{\circ} \mathrm{C} \\
\& \text { Full } \\
\& 25^{\circ} \mathrm{C}
\end{aligned}
\] \& \[
\begin{aligned}
\& \mathrm{I} \\
\& \mathrm{IV} \\
\& \mathrm{IV} \\
\& \mathrm{~V} \\
\& \mathrm{I} \\
\& \mathrm{~V} \\
\& \mathrm{I} \\
\& \mathrm{~V} \\
\& \mathrm{~V}
\end{aligned}
\] \& 0.1 \& \[
\begin{aligned}
\& 50 \\
\& 0.8 \\
\& 0.2 \\
\& 10 \\
\& 8 \\
\& 16 \\
\& 12 \\
\& -16 \\
\& 1
\end{aligned}
\] \& \[
\begin{aligned}
\& 1.5 \\
\& 05
\end{aligned}
\] \& 50
0.1

5 \& \[
$$
\begin{aligned}
& 60 \\
& 0.8 \\
& 0.2 \\
& 10 \\
& 8 \\
& 16 \\
& 12 \\
& -16 \\
& 1
\end{aligned}
$$

\] \& | 1.5 0.5 |
| :--- |
| 19 | \& | MSPS |
| :--- |
| ns |
| ns |
| ps, rms |
| ns |
| ps $/{ }^{\circ} \mathrm{C}$ |
| ns |
| ps $/{ }^{\circ} \mathrm{C}$ |
| ns | <br>


\hline | ENCODE INPUT |
| :--- |
| Logic " 1 " Voltage Logic "0" Voltage Logic "1" Current Logic "0" Current Input Capacitance Pulsewidth (High) Pulsewidth (Low) | \& | Full |
| :--- |
| Full |
| Full |
| Full |
| $25^{\circ} \mathrm{C}$ |
| $25^{\circ} \mathrm{C}$ |
| $25^{\circ} \mathrm{C}$ | \& \[

$$
\begin{aligned}
& \text { VI } \\
& \text { VI } \\
& \text { VI } \\
& \text { VI } \\
& \text { V } \\
& \text { I }
\end{aligned}
$$
\] \& 2 \& 5

8

8 \& $$
\begin{aligned}
& 0.8 \\
& 600 \\
& 1000
\end{aligned}
$$ \& 8

8 \& 5 \& \[
$$
\begin{aligned}
& 0.8 \\
& 600 \\
& 1000
\end{aligned}
$$

\] \& | V |
| :--- |
| V |
| $\mu \mathrm{A}$ |
| $\mu \mathrm{A}$ |
| pF |
| ns |
| ns | <br>

\hline
\end{tabular}

| Parameter | Temp | Test Level | AD9058AJD/AJJ |  |  | AD9058AKD/AKJ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| DYNAMIC PERFORMANCE |  |  |  |  |  |  |  |  |  |
| Transient Response | $25^{\circ} \mathrm{C}$ | V |  | 2 |  |  | 2 |  | ns |
| Overvoltage Recovery Time | $25^{\circ} \mathrm{C}$ | V |  | 2 |  |  | 2 |  | ns |
| Effective Number of Bits (ENOB) ${ }^{3}$ |  |  |  |  |  |  |  |  |  |
| Analog Input @ 2.3 MHz | $25^{\circ} \mathrm{C}$ | I |  | 7.7 |  | 7.2 | 7.7 |  | Bits |
| @ 10.3 MHz | $25^{\circ} \mathrm{C}$ | 1 |  | 7.4 |  | 7.1 | 7.4 |  | Bits |
| Signal-to-Noise Ratio ${ }^{3}$ |  |  |  |  |  |  |  |  |  |
| Analog Input @ 2.3 MHz | $25^{\circ} \mathrm{C}$ | I |  | 48 |  | 45 | 48 |  | dB |
| (a) 10.3 MHz | $25^{\circ} \mathrm{C}$ | I |  | 46 |  | 44 | 46 |  | dB |
| Signal-to-Noise Ratio ${ }^{3}$ (Without Harmonics) |  |  |  |  |  |  |  |  |  |
| Analog Input @ 2.3 MHz | $25^{\circ} \mathrm{C}$ | I |  | 48 |  | 46 | 48 |  | dB |
| (a) 10.3 MHz | $25^{\circ} \mathrm{C}$ | I |  | 47 |  | 45 | 47 |  | dB |
| Second Harmonic Distortion |  |  |  |  |  |  |  |  |  |
| Analog Input @ 2.3 MHz | $25^{\circ} \mathrm{C}$ | I |  | 58 |  | 48 | 58 |  | dBc |
| (a) 10.3 MHz | $25^{\circ} \mathrm{C}$ | I |  | 58 |  | 48 | 58 |  | dBc |
| Third Harmonic Distortion |  |  |  |  |  |  |  |  |  |
| Analog Input @ 2.3 MHz | $25^{\circ} \mathrm{C}$ | I |  | 58 |  | 50 | 58 |  | dBc |
| @ 10.3 MHz | $25^{\circ} \mathrm{C}$ | I |  | 58 |  | 50 | 58 |  | dBc |
| Crosstalk Rejection ${ }^{4}$ | $25^{\circ} \mathrm{C}$ | IV |  | 60 |  | 48 | 60 |  | dBc |
| DIGITAL OUTPUTS |  |  |  |  |  |  |  |  |  |
| Logic " 1 " Voltage ( $\mathrm{I}_{\mathrm{OH}}=2 \mathrm{~mA}$ ) | Full | VI | 2.4 |  |  | 2.4 |  |  | V |
| Logic "0" Voltage ( $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ ) | Full | VI |  |  | 0.4 |  |  | 0.4 | V |
| POWER SUPPLY ${ }^{5}$ |  |  |  |  |  |  |  |  |  |
| + $\mathrm{V}_{\text {S }}$ Supply Current | Full | VI |  | 127 | 154 |  | 127 | 154 | mA |
| - V ${ }_{\text {S }}$ Supply Current | Full | VI |  | 27 | 38 |  | 27 | 38 | mA |
| Power Dissipation | Full | VI |  | 770 | 960 |  | 770 | 960 | mW |

NOTES
${ }^{1}$ For applications in which $+V_{S}$ may be applied before $-V_{S}$, or $+V_{S}$ current is not limited to 500 mA , a reverse-biased clamping diode should be inserted between ground and $-V_{S}$ to prevent destructive latch up. See section entitled "Using the AD9058."
${ }^{2}$ To achieve guaranteed conversion rate, connect each data output to ground through a $2 \mathrm{k} \Omega$ pull-down resistor.
${ }^{3}$ SNR performance limits for the 48-lead DIP "D" package are 1 dB less than shown. ENOB limits are degraded by 0.3 dB . SNR and ENOB measured with analog input signal 1 dB below full scale at specified frequency.
${ }^{4}$ Crosstalk rejection measured with full-scale signals of different frequencies ( 2.3 MHz and 3.5 MHz ) applied to each channel. With both signals synchronously encoded at 40 MSPS, isolation of the undesired frequency is measured with an FFT.
${ }^{5}$ Applies to both A/Ss and includes internal ladder dissipation.
Specifications subject to change without notice.

## ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

Analog Input . . . . . . . . . . . . . . . . . . . . . . . -1.5 V to +2.5 V
+V $\mathrm{V}_{\text {S }}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 V
-V $\mathrm{V}_{\mathrm{S}}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +0.8 V to $-6 \mathrm{~V}^{2}$
Digital Inputs . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to $+\mathrm{V}_{\mathrm{S}}$
Digital Output Current . . . . . . . . . . . . . . . . . . . . . . . . 20 mA
Voltage Reference Current . . . . . . . . . . . . . . . . . . . . . . 53 mA
+V ${ }_{\text {REF }}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2.5 V
-VREF . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -1.5 V
Operating Temperature Range
AD9058AJD/AJJ/AKD/AKJ . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Maximum Junction Temperature ${ }^{3}$
AD9058AJD/AJJ/AKD/AKJ . . . . . . . . . . . . . . . . . . . $150^{\circ} \mathrm{C}$
Storage Temperature Range . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec ) . . . . . . . . . . . . $300^{\circ} \mathrm{C}$
NOTES
${ }^{1}$ Absolute maximum ratings are limiting values to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability is not necessarily implied. Exposure to absolute maximum rating conditions for an extended period of time may affect device reliability.
${ }^{2}$ For applications in which $+\mathrm{V}_{\mathrm{S}}$ may be applied before $-\mathrm{V}_{\mathrm{S}}$, or $+\mathrm{V}_{\mathrm{S}}$ current is not limited to 500 mA , a reverse-biased clamping diode should be inserted between ground and $-\mathrm{V}_{\mathrm{S}}$ to prevent destructive latch up. See section entitled "Using the AD9058."
${ }^{3}$ Typical thermal impedances: 44-lead hermetic J-leaded ceramic package: $\theta_{\mathrm{JA}}=86.4^{\circ} \mathrm{C} / \mathrm{W}$; $\theta_{\mathrm{JC}}=24.9^{\circ} \mathrm{C} / \mathrm{W} ; 48$-lead hermetic: DIP $\theta_{\mathrm{JA}}=40^{\circ} \mathrm{C} / \mathrm{W} ; \theta_{\mathrm{JC}}=12^{\circ} \mathrm{C} / \mathrm{W}$.

ORDERING GUIDE

| Model | Temperature Range | Description | Package Option ${ }^{1}$ |
| :---: | :---: | :---: | :---: |
| AD9058AJJ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 44-Lead J-Leaded Ceramic ${ }^{2}$ | J-44 |
| AD9058AJJ-REEL | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 44-Lead J-Leaded Ceramic ${ }^{2}$ | J-44 |
| AD9058AKJ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 44-Lead J-Leaded Ceramic, AC Tested | J-44 |
| AD9058ATJ/883 ${ }^{3}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 44-Lead J-Leaded Ceramic, AC Tested | J-44 |
| AD9058AJD | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 48-Lead Ceramic DIP | D-48 |
| AD9058AKD | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 48-Lead Ceramic DIP, AC Tested | D-48 |
| AD9058ATD/883 ${ }^{3}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 48-Lead Ceramic DIP, AC Tested | D-48 |

## NOTES

${ }^{1} \mathrm{D}=$ Hermetic ceramic DIP package; $\mathrm{J}=$ leaded ceramic package.
${ }^{2}$ Hermetically sealed ceramic package; footprint equivalent to PLCC.
${ }^{3}$ For specifications, refer to Analog Devices Military Products Databook.

## EXPLANATION OF TEST LEVELS

## Test Level

I. $100 \%$ production tested.
II. $100 \%$ production tested at $25^{\circ} \mathrm{C}$, and sample tested at specified temperatures.
III. Sample tested only.
IV. Parameter is guaranteed by design and characterization testing.
V. Parameter is a typical value only.
VI. All devices are $100 \%$ production tested at $25^{\circ} \mathrm{C} .100 \%$ production tested at temperature extremes for extended temperature devices; sample tested at temperature extremes for commercial/industrial devices.

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD9058 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


Equivalent Digital Outputs


Equivalent Encode Circuit


* INDICATES EACH PIN IS CONNECTEDTHROUGH $2 \mathrm{k} \Omega$ ** INDICATES EACH PIN IS CONNECTEDTHROUGH $100 \Omega$

Burn-In Connections


PIN FUNCTION DESCRIPTIONS

| J-Lead <br> Pin Number |  |  |  | Ceramic DIP <br> Pin Number |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| ADC-A | ADC-B |  |  |  |  |

## THEORY OF OPERATION

The AD9058 contains two separate 8-bit analog-to-digital converters (ADCs) on a single silicon die. The two devices can be operated independently with separate analog inputs, voltage references, and clocks.

In a traditional flash converter, 256 input comparators are required to make the parallel conversion for 8 -bit resolution. This is in marked contrast to the scheme used in the AD9058, as shown in Figure 1.
Unlike traditional "flash," or parallel, converters, each of the two ADCs in the AD9058 utilizes a patented interpolating architecture to reduce circuit complexity, die size, and input capacitance. These advantages accrue because, compared to a conventional flash design, only half the normal number of input comparator cells is required to accomplish the conversion.
In this unit, each of the two independent ADCs uses only $128\left(2^{7}\right)$ comparators to make the conversion. The conversion for the seven most significant bits (MSBs) is performed by the 128 comparators. The value of the least significant bit (LSB) is determined by interpolation between adjacent comparators in the decoding register. A proprietary decoding scheme processes the comparator outputs and provides an 8-bit code to the output register of each ADC ; the scheme also minimizes error codes.


Figure 1. Comparator Block Diagram

Analog input range is established by the voltages applied at the voltage reference inputs ( $+\mathrm{V}_{\text {REF }}$ and $-\mathrm{V}_{\mathrm{REF}}$ ). The AD9058 can operate from 0 V to 2 V using the internal voltage reference, or anywhere between -1 V and +2 V using external references. Input range is limited to 2 V p-p when using external references. The internal resistor ladder divides the applied voltage reference into 128 steps, with each step representing two 8 -bit quantization levels.


Figure 2. AD9058 Using Internal 2 V Voltage Reference


Figure 3. AD9058 Using External Voltage References

The on-board voltage reference, $+\mathrm{V}_{\text {INT }}$, is a band gap reference that has sufficient drive capability for both reference ladders. It provides a 2 V reference that can drive both ADCs in the AD9058 for unipolar positive operation ( 0 V to 2 V ).

## USING THE AD9058

Refer to Figure 2. Using the internal voltage reference connected to both ADCs as shown reduces the number of external components required to create a complete data acquisition system. The input ranges of the ADCs are positive unipolar in this configuration, ranging from 0 V to 2 V . Bipolar input signals are buffered, amplified, and offset into the proper input range of the ADC using a good low distortion amplifier such as the AD9617 or AD9618.
The AD9058 offers considerable flexibility in selecting the analog input ranges of the ADCs; the two independent ADCs can even have different input ranges if required. In Figure 3, the AD9058 is shown configured for $\pm 1 \mathrm{~V}$ operation.
The "Reference Ladder Offset" shown in the specifications table refers to the error between the voltage applied to the $+\mathrm{V}_{\text {REF }}$ (top) or $-\mathrm{V}_{\text {REF }}$ (bottom) of the reference ladder and the voltage required at the analog input to achieve a 11111111 or 00000000 transition. This indicates the amount of adjustment range that must be designed into the reference circuit for the AD9058.
The diode shown between ground and $-V_{S}$ is normally reversebiased and is used to prevent latch-up. Its use is recommended for applications in which power supply sequencing might allow $+\mathrm{V}_{\mathrm{S}}$ to be applied before $-\mathrm{V}_{\mathrm{S}}$; or the $+\mathrm{V}_{\mathrm{S}}$ supply is not current
limited. If the negative supply is allowed to float (the +5 V supply is powered up before the -5 V supply), substantial +5 V supply current will attempt to flow through the substrate ( $\mathrm{V}_{\mathrm{S}}$ supply contact) to ground. If this current is not limited to $<500 \mathrm{~mA}$, the part may be destroyed. The diode prevents this potentially destructive condition from occurring.

## Timing

Refer to the AD9058 Timing Diagram, Figure 4. The AD9058 provides latched data outputs with no pipeline delay. To conserve power, the data outputs have relatively slow rise and fall times. When designing system timing, it is important to observe (1) setup and hold times; and (2) the intervals when data is changing.
Figure 3 shows $2 \mathrm{k} \Omega$ pull-down resistors on each of the $D_{0}-D_{7}$ output data bits. When operating at conversion rates higher than 40 MSPS, these resistors help equalize rise and fall times and ease latching the output data into external latches. The 74ACT logic family devices have short setup and hold times and are the recommended choices for speeds of 40 MSPS or more.

## Layout

To ensure optimum performance, a single low impedance ground plane is recommended. Analog and digital grounds should be connected together and to the ground plane at the AD9058 device. Analog and digital power supplies should be bypassed to ground through $0.1 \mu \mathrm{~F}$ ceramic capacitors as close to the unit as possible.
For prototyping or evaluation, surface-mount sockets are available from Methode Electronics, Inc. (Part No. 213-0320602) for evaluating AD9058 surface-mount packages. To evaluate the

AD9058 in through-hole PCB designs, use the AD9058AJD/AKD with individual pin sockets (AMP Part No. 6-330808-0). Alternatively, surface-mount AD9058 units can be mounted in a through-hole socket (Circuit Assembly Corporation, Irvine, California Part No. CA-44SPC-T).

## AD9058 APPLICATIONS

Combining two ADCs in a single package is an attractive alternative in a variety of systems when cost, reliability, and space are important considerations. Different systems emphasize particular specifications, depending on how the part is used.
In high density digital radio communications, a pair of high speed ADCs are used to digitize the in-phase (I) and quadrature (Q) components of a modulated signal. The signal presented to each ADC in this type of system consists of message-dependent amplitudes varying at the symbol rate, which is equal to the sample rates of the converters.


Figure 4. Timing Diagram
Figure 5 shows what the analog input to the AD9058 would look like when observed relative to the sample clock. Signal-tonoise ratio (SNR), transient response, and sample rate are all critical specifications in digitizing this "eye pattern."


Figure 5. I and Q Input Signals
Receiver sensitivity is limited by the SNR of the system. For the $\mathrm{ADC}, \mathrm{SNR}$ is measured in the frequency domain and calculated with a Fast Fourier Transform (FFT). The signal-to-noise ratio equals the ratio of the fundamental component of the signal (rms amplitude) to the rms level of the noise. Noise is the sum of all other spectral components, including harmonic distortion, but excluding dc.

Although the signal being sampled does not have a significant slew rate at the instant it is encoded, dynamic performance of the ADC and the system is still critical. Transient response is
the time required for the AD 9058 to achieve full accuracy when a step function input is applied. Overvoltage recovery time is the interval required for the AD9058 to recover to full accuracy after an overdriven analog input signal is reduced to its input range.
Time domain performance of the ADC is also extremely important in digital oscilloscopes. When a track-/sample-and-hold is used ahead of the ADC, its operation becomes similar to that described above for receivers.

The dynamic response to high frequency inputs can be described by the effective number of bits (ENOB). The effective number of bits is calculated with a sine wave curve fit and is expressed as:

$$
E N O B=N-L O G_{2}[\text { Error }(\text { measured }) / E r r o r(\text { ideal })]
$$

where $N$ is the resolution (number of bits) and measured error is actual rms error calculated from the converter's outputs with a pure sine wave applied as the input.
Maximum conversion rate is defined as the encode (sample) rate at which SNR of the lowest frequency analog test signal drops no more than 3 dB below the guaranteed limit.


Figure 6. Harmonic Distortion vs. Analog Input Frequency


Figure 7. Dynamic Performance vs. Analog Input Frequency

## MECHANICAL INFORMATION

Die Dimensions . . . . . . . . 106 mils $\times 108$ mils $\times 15( \pm 2)$ mils Pad Dimensions . . . . . . . . . . . . . . . . . . . . . . . . 4 mils $\times 4$ mils Metallization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Gold
Backing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . None
Substrate Potential . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - ${ }^{\text {V }}$
Passivation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Nitride
Die Attach . . . . . . . . . . . . . . . . . . . . Gold Eutectic (Ceramic)
Bond Wire . . . . . . . . . 1 mil-1.3 mil, Gold; Gold Ball Bonding


## OUTLINE DIMENSIONS

## 44-Lead Ceramic Leaded Chip Carrier - J-Formed Leads [JLCC] <br> (J-44)

Dimensions shown in inches and (millimeters)


CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETERS DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

48-Lead Side-Brazed Solder Lid Ceramic DIP [DIP/SB]
(D-48)
Dimensions shown in inches and (millimeters)


REV. D

## Revision History

Location Page

5/03-Data Sheet changed from REV. C to REV. D
Changes to ORDERING GUIDE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Changes to OUTLINE DIMENSIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
6/01—Data Sheet changed from REV. B to REV. C
Edits to ELECTRICAL CHARACTERISTICS headings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
Edits to ABSOLUTE MAXIMUM RATINGS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Edits to ORDERING GUIDE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Edits to Pinout captions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Edits to Layout section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

