

### FullFlex™ Synchronous SDR Dual-Port SRAM

### **Features**

- True dual port memory enables simultaneous access the shared array from each port
- Synchronous pipelined operation with single data rate (SDR) operation on each port
  - □ SDR interface at 200 MHz
  - □ Up to 28.8 Gbps bandwidth (200 MHz × 72-bit × 2 ports)
- Selectable pipelined or flow-through mode
- 1.5 V or 1.8 V core power supply
- Commercial and Industrial temperature
- IEEE 1149.1 JTAG boundary scan
- Available in 484-ball PBGA (× 72) and 256-ball FBGA (× 36 and × 18) packages
- FullFlex72 family
  - □ 36-Mbit: 512K × 72 (CYD36S72V18)
    □ 18-Mbit: 256K × 72 (CYD18S72V18)
    □ 9-Mbit: 128K × 72 (CYD09S72V18)
- FullFlex36 family
  - □ 36-Mbit: 1M × 36 (CYD36S36V18)
    □ 18-Mbit: 512K × 36 (CYD18S36V18)
    □ 9-Mbit: 256K × 36 (CYD09S36V18)
    □ 2-Mbit: 64K × 36 (CYD02S36V18)
- FullFlex18 family
  - □ 36-Mbit: 2M × 18 (CYD36S18V18)
    □ 18-Mbit: 1M × 18 (CYD18S18V18)
    □ 9-Mbit: 512K × 18 (CYD09S18V18)
- Built-in deterministic access control to manage address collisions
  - Deterministic flag output upon collision detection
  - □ Collision detection on back-to-back clock cycles
  - □ First busy address readback
- Advanced features for improved high-speed data transfer and flexibility
  - □ Variable impedance matching (VIM)
  - □ Echo clocks
  - ☐ Selectable LVTTL (3.3 V), Extended HSTL<sup>[1]</sup> (1.4 V to 1.9 V), 1.8 V LVCMOS, or 2.5 V LVCMOS I/O on each port
  - Burst counters for sequential memory access
  - Mailbox with interrupt flags for message passing
  - □ Dual chip enables for easy depth expansion

### **Functional Description**

The FullFlex™ dual port SRAM families consist of 2-Mbit, 9-Mbit, 18-Mbit, and 36-Mbit synchronous, true dual-port static RAMs that are high-speed, low-power 1.8 V or 1.5 V CMOS. Two ports are provided, enabling simultaneous access to the array. Simultaneous access to a location triggers deterministic access control. For FullFlex72 these ports operate independently with 72-bit bus widths and each port is independently configured for two pipelined stages. Each port is also configured to operate in pipelined or flow through mode.

The advanced features include the following:

- Built-in deterministic access control to manage address collisions during simultaneous access to the same memory location
- Variable impedance matching (VIM) to improve data transmission by matching the output driver impedance to the line impedance
- Echo clocks to improve data transfer

To reduce the static power consumption, chip enables power down the internal circuitry. The number of latency cycles, before a change in  $\overline{\text{CE}}_0$  or  $\text{CE}_1$  enables or disables the databus, matches the number of cycles of read latency selected for the device. For a valid write or read to occur, activate both chip enable inputs on a port.

Each port contains an optional burst counter on the input address register. After externally loading the counter with the initial address, the counter increments the address internally.

Additional device features include a mask register and a mirror register to control counter increments and wrap around. The counter interrupt (CNTINT) flags notify the host that the counter reaches maximum count value on the next clock cycle. The host reads the burst counter internal address, mask register address, and busy address on the address lines. The host also loads the counter with the address stored in the mirror register by using the retransmit functionality. Mailbox interrupt flags are used for message passing, and JTAG boundary scan and asynchronous Master Reset (MRST) are also available. The Logic Block Diagram on page 2 shows these features.

The FullFlex72 is offered in a 484-ball plastic BGA package. The FullFlex36 and FullFlex18 are available in 256-ball fine pitch BGA package except the 36-Mbit devices which are offered in 484-ball plastic BGA package.

For a complete list of related documentation, click here.

### Note


1. HSTL support and the corresponding tests support has been removed from the device from WW1830. This change does not impact any other functionality.

Cypress Semiconductor Corporation
Document Number: 38-06082 Rev. \*S



### **Logic Block Diagram**

The Logic Block Diagrams for the FullFlex72, FullFlex36, and FullFlex18 families follow. [2, 3, 4]



### Notes

- 2. The CYD36S18V18 device has 21 address bits. The CYD36S36V18 and CYD18S18V18 devices have 20 address bits. The CYD36S72V18, CYD18S36V18, and CYD09S18V18 devices have 19 address bits. The CYD09S72V18 device has 17 address bits. The CYD02S36V18 has 16 address bits.
- 3. The FullFlex72 family of devices has 72 data lines. The FullFlex36 family of devices has 36 data lines. The FullFlex18 family of devices has 18 data lines.
- 4. The FullFlex72 family of devices has eight byte enables. The FullFlex36 family of devices has four byte enables. The FullFlex18 family of devices has two byte enables.



### Contents

Selection Guide	
Pin Definitions	
Functional Overview	
Selectable IO Standard	
Clocking	
Selectable Pipelined or Flow through Mode	
DLL	
Echo Clocking	
Deterministic Access Control	
Variable Impedance Matching	. 12
Address Counter	
and Mask Register Operations [28]	. 13
Counter Load Operation [20]	13
Mask Load Operation [28]	
Counter Readback Operation	
Mask Readback Operation	
Counter Reset Operation	
Mask Reset Operation Increment Operation <sup>[31]</sup>	.13
Hold Operation	
Retransmit	
Counter Interrupt	
Counting by Two	
Counting by Four	
Master Reset	
IEEE 1149.1 Serial Boundary Scan (JTAG)	
Maximum Ratings	
Operating Range	
Power Supply Requirements	
Electrical Characteristics	
Electrical Characteristics	
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test I and and Waveforms	

Switching Characteristics	25
Switching Waveforms	
Ordering Information	42
512K × 72 (36-Mbit) 1.8 V/1.5 V	
Synchronous CYD36S72V18 Dual-Port SRAM	42
256K × 72 (18-Mbit) 1.8 V/1.5 V	
Synchronous CYD18S72V18 Dual-Port SRAM	42
128K × 72 (9-Mbit) 1.8 V/1.5 V	
Synchronous CYD09S72V18 Dual-Port SRAM	42
1024K × 36 (36-Mbit) 1.8 V/1.5 V	
Synchronous CYD36S36V18 Dual-Port SRAM	42
512K × 36 (18-Mbit) 1.8 V/1.5 V	
Synchronous CYD18S36V18 Dual-Port SRAM	42
256K × 36 (9-Mbit) 1.8 V/1.5 V	
Synchronous CYD09S36V18 Dual-Port SRAM	42
64K × 36 (2-Mbit) 1.8 V or 1.5 V	
Synchronous CYD02S36V18 Dual-Port SRAM	42
2048K × 18 (36-Mbit) 1.8 V/1.5 V	
Synchronous CYD36S18V18 Dual-Port SRAM	42
1024K × 18 (18-Mbit) 1.8 V/1.5 V	
Synchronous CYD18S18V18 Dual-Port SRAM	42
512K × 18 (9-Mbit) 1.8 V/1.5 V	
Synchronous CYD09S18V18 Dual-Port SRAM	
Ordering Code Definitions	
Package Diagrams	
Acronyms	
Document Conventions	
Units of Measure	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	
Cypress Developer Community	
Lochnical Support	L 1



## Figure 1. FullFlex72 SDR 484-ball BGA Pinout (Top View)

								Figure	<del>.</del>	ex72 SD	R 484	-ball E	FullFlex72 SDR 484-ball BGA Pinout (Top View)	t (Top Vie	(M							
	1	2	3	4	2	9	7	8	6	10	1	12	13	14	15	16	17	18	19	20	21	22
	DNO	DQ61L	DQ59L	DQ57L	DQ54L	DQ51L	DQ48L	DQ45L	DQ42L	DQ39L	DQ36L	DQ36R	DQ39R	DQ42R	DQ45R	DQ48R	DQ51R	DQ54R	DQ57R	DQ59R	DQ61R	DNO
	DQ63L	DQ62L	DQ60L	DQ58L	DQ55L	DQ52L	DQ49L	DQ46L	DQ43L	DQ40L	DQ37L	DQ37R	DQ40R	DQ43R	DQ46R	DQ49R	DQ52R	DQ55R	DQ58R	DQ60R	DQ62R	DQ63R
	DQ65L	DQ64L	NSS	SSA	DQ56L	DQ53L	DQ50L	DQ47L	DQ44L	DQ41L	DQ38L	. DQ38R	DQ41R	DQ44R	DQ47R	DQ50R	DQ53R	DQ56R	NSS	NSS	DQ64R	DQ65R
	DQ67L	DQ66L	VSS	SSA	NSS	<u>CQ1L</u>	CQ1L	SSA	LOWSPDL	PORTSTD0L	- ZQ0L <sup>[5]</sup>	BUSYL	CNTINTL	PORTSTD1L	DNO	CQ1R	CQ1R	NSS	NSS	NSS	DQ66R	DQ67R
-	DQ69L	DQ68L	VDDIOL	SSA	NSS	VDDIOL	VDDIOL	VDDIOL	VDDIOL	VDDIOL	VTTL	VTTL	VTTL	VDDIOR	VDDIOR	VDDIOR	VDDIOR	DNO	NSS	VDDIOR	DQ68R	DQ69R
	DQ71L	DQ70L	CE1L	CE0L	VDDIOL	VDDIOL	VDDIOL	VDDIOL	VDDIOL	VCORE	VCORE	= VCORE	CORE	VDDIOR	VDDIOR	VDDIOR VDDIOR		VDDIOR	CEOR	CE1R	DQ70R	DQ71R
-	AOL	A1L	RETL	BE4L	VDDIOL	VDDIOL	VREFL	NSS	NSS	NSS	NSS	NSS	NSS	NSS	NSS	VREFR	VDDIOR	VDDIOR	BE4R	RETR	A1R	A0R
•	A2L	A3L	WRPL	BESL	VDDIOL	VDDIOL	VSS	NSS	NSS	VSS	NSS	NSS	NSS	VSS	NSS	VSS	VDDIOR	VDDIOR	BE5R	WRPR	A3R	A2R
-	A4L	A5L	READYL	BEGL	VDDIOL	VDDIOL	NSS	NSS	VSS	VSS	NSS	NSS	NSS	NSS	NSS	NSS	VDDIOR	VDDIOR	BEGR	READYR	A5R	A4R
-	A6L	A7L	ZQ1L <sup>[5, 6]</sup>	BE7L	VTTL	VCORE	NSS	NSS	NSS	NSS	NSS	NSS	NSS	NSS	NSS	NSS	VCORE	VDDIOR	BE7R	ZQ1R <sup>[5, 6]</sup>	A7R	A6R
	A8L	A9L	CL	<u> 130</u>	VTTL	VCORE	NSS	NSS	NSS	NSS	۸SS	NSS	NSS	NSS	NSS	NSS	VCORE	VTTL	<u>OER</u>	CR	A9R	A8R
-	A10L	A11L	NSS	BE3L	VTTL	VCORE	SSA	SSA	SSA	NSS	۸SS	NSS	NSS	SSA	NSS	NSS	VCORE	VTTL	BE3R	NSS	A11R	A10R
	A12L	A13L	ADSL	BEZL	VDDIOL	VCORE	NSS	SSA	NSS	NSS	۸SS	NSS	NSS	NSS	NSS	NSS	VCORE	VTTL	BE2R	ADSR	A13R	A12R
	A14L	A15L (	CNT/MSKL	BE1L	VDDIOL	VDDIOL	NSS	SSA	NSS	NSS	۸SS	NSS	NSS	NSS	NSS	NSS	VDDIOR	VDDIOR	BE1R	CNT/MSKR	A15R	A14R
-	A16L <sup>[9]</sup>	A17L <sup>[8]</sup>	CNTENL	BE0L	VDDIOL	VDDIOL	SSA	SSA	NSS	NSS	NSS	NSS	NSS	SSA	NSS	NSS	VDDIOR	VDDIOR	BEOR	CNTENR	A17R <sup>[8]</sup>	A16R <sup>[9]</sup>
	A18L <sup>[7]</sup>	DNG	CNTRSTL	<u>INTL</u>	VDDIOL	VDDIOL	VREFL	SSA	NSS	NSS	۸SS	NSS	NSS	NSS	NSS	VREFR	VDDIOR	VDDIOR	INTR	CNTRSTR	DNO	A18R <sup>[7]</sup>
-	DQ35L	DQ34L	R/WL	COENL	VDDIOL	VDDIOL	VDDIOL	VDDIOL	VDDIOL	VCORE	VCORE	= VCORE	CORE	VDDIOR	VDDIOR	VDDIOR VDDIOR		VDDIOR	CQENR	R/WR	DQ34R	DQ35R
-	DQ33L	DQ32L	FTSELL	Λοραίοι	DNO	VDDIOL	VDDIOL	VDDIOL	VDDIOL	VTTL	VTTL	VTTL	VDDIOR	VDDIOR	VDDIOR	VDDIOR	VDDIOR	TRST	VDDIOR	FTSELR	DQ32R	DQ33R
*	DQ31L	DQ30L	NSS	MRST	NSS	<u> </u>	COOL	DNO	PORTSTD1R	CNTINTR	BUSYR	ZQ0R <sup>[5]</sup>	PORTSTDOR	LOWSPDR	NSS	CQ0R	CQOR	NSS	IQL	TDO	DQ30R	DQ31R
	DQ29L	DQ28L	NSS	NSS	DQ20L	DQ17L	DQ14L	DQ11L	DQ8L	DQ5L	DQ2L	DQ2R	DQ5R	DQ8R	DQ11R	DQ14R	DQ17R	DQ20R	TMS	TCK	DQ28R	DQ29R
₹	DQ27L	DQ26L	DQ24L	DQ22L	DQ19L	DQ16L	DQ13L	DQ10L	DQ7L	DQ4L	DQ1L	DQ1R	DQ4R	DQ7R	DQ10R	DQ13R	DQ16R	DQ19R	DQ22R	DQ24R	DQ26R	DQ27R
AB	DNO	DQ25L	DQ23L	DQ21L	DQ18L	DQ15L	DQ12L	DO9L	DQ6L	DO3L	DQ0L	DQ0R	DQ3R	DQ6R	DQ9R	DQ12R	DQ15R	DQ18R	DQ21R	DQ23R	DQ25R	DNO

- Notes

  5. Leave this ball unconnected to disable VIM.

  6. This ball is applicable only for 36-Mbit and DNU for 18-Mbit and lower densities.

  7. Leave this ball unconnected for CYD09S72V18 and CYD09S72V18.

  8. Leave this ball unconnected for CYD09S72V18.

  9. Leave this ball unconnected for CYD04S72V18.

Page 4 of 51

### CYDXXS72V18 CYDXXS36V18 CYDXXS18V18



Figure 2. FullFlex36 SDR 484-ball BGA Pinout (Top View)[10]

							) 		ו מווו ופעסס סבוע לסל-ממון בסטין וווסמר (יוסף אופאי).	2	ב ב	1000										
	- 2	3	4	ĸ	9	7	œ	စ	6	£	12	13	4	15	16	11	18	19	20	21		22
∢	DNU DNU	UN DNU	DNO	DNO	DQ33L	DQ30L	DQ27L	DQ24L	DQ21L	DQ18L	DQ18R	DQ21R	DQ24R	DQ27R	DQ30R	DQ33R	DNO	DNO	DNO	DNO		DNO
Ф	DNU DN	DNO DNO	NO	DNO	DQ34L	DQ31L	DQ28L	DQ25L	DQ22L	DQ19L	DQ19R	DQ22R	DQ25R	DQ28R	DQ31R	DQ34R	DNO	DNO	DNO	DNO		DNO
ပ	DNU DN	SSA NNO	NSS	DNO	DQ35L	DQ32L	DQ29L	DQ26L	DQ23L	DQ20L	DQ20R	DQ23R	DQ26R	DQ29R	DQ32R	DQ35R	DNG	VSS	NSS	DNO		DNO
٥	DNU DN	DNU VSS	NSS	NSS	CQ1L	CQ1L	NSS	LOWSPDL	PORTSTD0L	ZQ0L <sup>[11]</sup>	BUSYL	CNTINTL	PORTSTD1L	DNO	CQ1R	CQ1R	NSS	VSS	VSS	DNO		DNO
ш	DNU DN	DNU VDDIOL	SSA -	NSS	VDDIOL	VDDIOR	VDDIOR	VDDIOR	VDDIOR	VTTL	VTTL	VTTL	NDDIOL	VDDIOL	VDDIOL	VDDIOL	DNG	VSS	VDDIOR	R DNU		DNO
ш	DNO DN	DNU CE1L	CEOL	VDDIOL	VDDIOL	VDDIOR	VDDIOR	VDDIOR	VCORE	VCORE	VCORE	VCORE	ΛΦΒΙΟΓ	VDDIOL	VDDIOL	VDDIOR	VDDIOR	CEOR	CE1R	DNO		DNO
ø	A0L A1	A1L RETL	BE2L	VDDIOL	VDDIOL	VREFL	NSS	NSS	NSS	NSS	SSA	NSS	SSA	NSS	VREFR	VDDIOR	VDDIOR	BE2R	RETR	A1R		AOR
Ξ	A2L A3	A3L WRPL	BE3L	VDDIOL	VDDIOL	NSS	NSS	NSS	NSS	NSS	SSA	NSS	SSA	NSS	NSS	VDDIOR	VDDIOR	BE3R	WRPR	A3R		A2R
7	A4L A5	ASL READYL	ONO -	VDDIOL	VDDIOL	NSS	NSS	NSS	NSS	NSS	SSA	NSS	SSA	NSS	NSS	VDDIOR	VDDIOR	DNO	READYR	'R A5R		A4R
×	A6L A7	A7L ZQ1L <sup>[11]</sup>	I DNU	VTTL	VCORE	NSS	NSS	NSS	NSS	NSS	SSA	NSS	SSA	NSS	NSS	VCORE	VDDIOR	DNO	ZQ1R <sup>[11]</sup>	<sup>1]</sup> A7R		A6R
_	A8L A9	A9L CL	OEL	VTTL	VCORE	NSS	VSS	NSS	NSS	NSS	NSS	VSS	SSA	VSS	NSS	VCORE	VTTL	OER	CR	A9R		A8R
Σ	A10L A1	A11L VSS	ONO	VTTL	VCORE	NSS	VSS	NSS	NSS	NSS	SSA	VSS	SSA	NSS	NSS	VCORE	VTTL	DNO	NSS	A11R		A10R
z	A12L A1:	A13L ADSL	NO	VDDIOL	VCORE	NSS	NSS	NSS	NSS	NSS	SSA	NSS	SSA	NSS	NSS	VCORE	VTTL	DNO	ADSR	A13R		A12R
<u> </u>	A14L A1	A15L CNT/MSKL	KL BE1L	VDDIOL	VDDIOL	NSS	NSS	NSS	NSS	NSS	SSA	NSS	SSA	NSS	NSS	VDDIOR	VDDIOR	BE1R	CNT/MSKR	KR A15R		A14R
ď	A16L A1	A17L CNTENL	BEOL	VDDIOL	VDDIOL	NSS	VSS	NSS	NSS	NSS	SSA	VSS	SSA	NSS	NSS	VDDIOR	VDDIOR	BEOR	CNTENR		A17R A1	A16R
_	A18L A19	A19L CNTRSTL	<u>L INTL</u>	VDDIOL	VDDIOL	VREFL	NSS	NSS	NSS	NSS	SSA	NSS	SSA	NSS	VREFR	VDDIOR	VDDIOR	INTR	CNTRSTR	<u>TR</u> A19R		A18R
<b>¬</b>	DNU DNU	NU R/WL	CQENL	VDDIOL	VDDIOL	VDDIOR	VDDIOR	VDDIOR	VCORE	VCORE	VCORE	VCORE	ΛΦΒΙΟΓ	VDDIOL	VDDIOL	VDDIOR	VDDIOR	CQENR	R/WR	DNO		DNU
>	DNO DN	DNU FTSELL	_ VDDIOL	DNO	VDDIOR	VDDIOR	VDDIOR	VDDIOR	VTTL	VTTL	VTTL	VDDIOL	ΛΡΕΙΟΓ	VDDIOL	VDDIOL	VDDIOR	TRST	VDDIOR	FTSELR	R DNU		DNO
>	DNU DN	DNU VSS	MRST	NSS	CQ0L	CGOL	DNO	PORTSTD1R	CNTINTR	BUSYR	ZQ0R <sup>[11]</sup>	PORTSTDOR	LOWSPDR	NSS	CQ0R	CQ0R	NSS	TDI	TDO	DNO		DNU
>	DNU DN	DNU VSS	VSS	DNO	DQ17L	DQ14L	DQ11L	DQ8L	DQ5L	DQ2L	DQ2R	DQ5R	DQ8R	DQ11R	DQ14R	DQ17R	DNO	TMS	TCK	DNO		DNO
<b>₹</b>	DNU DNU	UNO DNU	DNO	DNO	DQ16L	DQ13L	DQ10L	DQ7L	DQ4L	DQ1L	DQ1R	DQ4R	DQ7R	DQ10R	DQ13R	DQ16R	DNO	DNC	DNO	DNO		DNO
AB	DNU DNU	UNO UNU	ONO	DNO	DQ15L	DQ12L	DQ9L	DQ6L	DQ3L	DQ0L	DQ0R	DQ3R	DQ6R	DQ9R	DQ12R	DQ15R	DNO	DNO	DNO	DNO		DNU



# Figure 3. FullFlex18 SDR 484-ball BGA Pinout (Top View)[12]

								rigure	S. FUIIT	ex io our	√ 404-D	מוו סקצ	ruilliex to SDR 404-Dali BGA Pillout (10p view)	IOD VIEW	· · · · ·							
	-	7	က	4	ß	9	7	œ	o	9	£	12	13	41	15	16	11	18	19	20	2	22
⋖	DNO	DNO	DNO	DNO	DNG	DNO	DNG	DNO	DQ15L	DQ12L	DQ9L	DQ9R	DQ12R	DQ15R	DNO	DNO	DNO	DNO	DNG	DNG	DNO	DNO
m	DNU D	DNO	DNU	DNO	DNO	DNO	ONO	DNO	DQ16L	DQ13L	DQ10L	DQ10R	DQ13R	DQ16R	DNO	DNO	DNO	DNO	DNO	DNO	DNO	DNO
ပ	DNO	DNO	NSS	NSS	DNG	DNO	NO	DNO	DQ17L	DQ14L	DQ11L	DQ11R	DQ14R	DQ17R	DNO	DNO	DNO	DNG	NSS	SSA	DNO	DNO
٥	DNO D	DNO	NSS	NSS	NSS	CQ1L	CQ1L	NSS	LOWSPDL	PORTSTD0L	ZQ0L <sup>[13]</sup>	BUSYL	CNTINTL	PORTSTD1L	DNO	CQ1R	CQ1R	SSA	NSS	SSA	DNO	DNO
ш		DNU	VDDIOL	NSS	NSS	VDDIOL	VDDIOR	VDDIOR	VDDIOR	VDDIOR	VTTL	VTTL	ATTL	VDDIOL	VDDIOL	VDDIOL	VDDIOL	DNO	NSS	VDDIOR	DNG	DNO
ш	DNO	DNO	CE1L	CEOL	VDDIOL	VDDIOL	VDDIOR	VDDIOR	VDDIOR	VCORE	VCORE	VCORE	VCORE	VDDIOL	VDDIOL	VDDIOL	VDDIOR	VDDIOR	CE0R	CE1R	DNO	DNO
ŋ	AOL A	A1L F	RETL	BE1L	VDDIOL	VDDIOL	VREFL	NSS	NSS	NSS	NSS	NSS	SSA	NSS	SSA	VREFR	VDDIOR	VDDIOR	BE1R	RETR	A1R	AOR
I	A2L A	A3L V	WRPL	DNO	VDDIOL	VDDIOL	SSA	NSS	NSS	NSS	NSS	NSS	SSA	VSS	NSS	VSS	VDDIOR	VDDIOR	DNO	WRPR	A3R	A2R
7	A4L A	A5L RE	READYL	DNO	VDDIOL	VDDIOL	SSA	NSS	NSS	SSA	NSS	NSS	SSA	VSS	NSS	VSS	VDDIOR	VDDIOR	DNO	READYR	A5R	A4R
×	A6L A	A7L Z0	ZQ1L <sup>[13]</sup>	DNO	VTTL	VCORE	SSA	NSS	NSS	NSS	NSS	NSS	SSA	NSS	SSA	SSA	VCORE	VDDIOR	DNG	ZQ1R <sup>[13]</sup>	A7R	A6R
_	A8L A	A9L	CL	OEL	VTTL	VCORE	SSA	NSS	NSS	NSS	NSS	NSS	SSA	VSS	NSS	VSS	VCORE	VTTL	OER	CR	A9R	A8R
Σ	A10L A	A11L	NSS	DNO	VTTL	VCORE	SSA	NSS	NSS	NSS	VSS	NSS	SSA	VSS	NSS	VSS	VCORE	VTTL	DNO	NSS	A11R	A10R
z	A12L A	A13L 7	ADSL	DNO	VDDIOL	VCORE	SSA	NSS	NSS	NSS	NSS	NSS	SSA	VSS	NSS	NSS	VCORE	VTTL	DNO	ADSR	A13R	A12R
۵	A14L A	A15L CN	CNT/MSKL	DNO	VDDIOL	VDDIOL	NSS	NSS	NSS	NSS	VSS	NSS	NSS	VSS	NSS	VSS	VDDIOR	VDDIOR	DNO	CNT/MSKR	A15R	A14R
2	A16L A	A17L CI	CNTENL	BEOL	VDDIOL	VDDIOL	SSA	NSS	NSS	NSS	VSS	NSS	SSA	VSS	NSS	VSS	VDDIOR	VDDIOR	BEOR	CNTENR	A17R	A16R
-	A18L A	A19L CN	CNTRSTL	INTL	VDDIOL	VDDIOL	VREFL	NSS	NSS	NSS	NSS	NSS	SSA	VSS	NSS	VREFR	VDDIOR	VDDIOR	INTR	CNTRSTR	A19R	A18R
, ,	A20L D	DNU	R/WL (	CQENL	VDDIOL	VDDIOL	VDDIOR	VDDIOR	VDDIOR	VCORE	VCORE	VCORE	VCORE	VDDIOL	VDDIOL	VDDIOL	VDDIOR	VDDIOR	CQENR	R/WR	DNO	A20R
>	DNO D	DNU F	FTSELL V	VDDIOL	DNG	VDDIOR	VDDIOR	VDDIOR	VDDIOR	VTTL	VTTL	VTTL	ΛΟΒΙΟΓ	VDDIOL	VDDIOL	VDDIOL	VDDIOR	TRST	VDDIOR	FTSELR	DNO	DNO
>	DNO D	DNO	NSS	MRST	NSS	CQ0L	COOL	DNO	PORTSTD1R	CNTINTR	BUSYR	ZQ0R <sup>[13]</sup>	PORTSTD0R	LOWSPDR	NSS	CQ0R	CQ0R	SSA	TDI	ОДТ	DNO	DNO
>	DNO	DNU	VSS	NSS	DNO	DNO	DNO	DNO	DQ8L	DQ5L	DQ2L	DQ2R	DQ5R	DQ8R	DNO	DNU	DNO	DNO	TMS	TCK	DNO	DNO
¥	DNO	DNO	DNU	DNO	DNO	DNO	DNO	DNO	DQ7L	DQ4L	DQ1L	DQ1R	DQ4R	DQ7R	DNO	DNU	DNO	DNO	DNO	DNO	DNO	DNO
AB	DNO D	DNO	DNU	DNO	DNO	DNO	NO	DNO	DQ6L	DO3L	DQ0L	DQ0R	DQ3R	DQ6R	DNG	DNG	DNO	NO	DNO	ONG	DNO	DNO

**Notes** 12. Use this pinout only for device CYD36S18V18 of the FullFlex18 family. 13. Leave this ball unconnected to disable VIM.

Page 6 of 51

## CYPRESS

CYDXXS36V18 CYDXXS18V18

CYDXXS72V18

### Figure 4. FullFlex36 SDR 256-ball BGA (Top View)

																	1
	16	DQ32R	DQ33R	DQ34R	AOR	A2R	A4R	A6R	A8R	A10R	A12R	A14R	A16R <sup>[17]</sup>	A18R <sup>[15]</sup>	DQ16R	DQ15R	DQ14R
	15	DQ30R	DQ31R	DQ35R	A1R	A3R	A5R	A7R	A9R	A11R	A13R	A15R	A17R <sup>[16]</sup>	DNO	DQ17R	DQ13R	DQ12R
	41	DQ28R	DQ29R	RETR	WRPR	CE0R	CNTINTR	BUSYR	CR	VSS	<u>OER</u>	ADSR	RWR	CNT/MSKR	CNTENR	DQ11R	DQ10R
	13	DQ26R	DQ27R	INTR	VREFR	CE1R	BE3R	BE2R	VTTL	PORTSTD1R	<u>BE1R</u>	BEOR	CQENR	VREFR	CNTRSTR	DQ9R	DQ8R
	12	DQ24R	DQ25R	CQ1R	FTSELR	VDDIOR	VDDIOR	VDDIOR	VCORE	VCORE	VDDIOR	VDDIOR	VDDIOR	PORTSTD0R	CQ0R	DQ7R	DQ6R
(Mala)	7	DQ22R	DQ23R	CQ1R	LOWSPDR	VDDIOR	NSS	NSS	NSS	NSS	NSS	NSS	VDDIOR	READYR	CQ0R	DQ5R	DQ4R
מסו) שפי	10	DQ20R	DQ21R	ZQ0R <sup>[14]</sup>	NSS	VDDIOR	NSS	NSS	SSA	NSS	NSS	SSA	VDDIOR	DNG	IQL	аєюа	DQ2R
igule 4. Full lead our 200-ball box (10p view)	တ	DQ18R	DQ19R	MRST	VTTL	VCORE	NSS	NSS	NSS	NSS	NSS	NSS	VCORE	VTTL	ОДТ	DQ1R	DQ0R
700 000	∞	DQ18L	DQ19L	TRST	VTTL	VCORE	SSA	SSA	SSA	NSS	NSS	SSA	VCORE	VTTL	SWL	DQ1L	DOOL
	7	DQ20L	DQ21L	DNO	NSS	VDDIOL	SSA	SSA	SSA	NSS	NSS	SSA	VDDIOL	DNO	ХОТ	ТЕОО	DQ2L
	9	DQ22L	DQ23L	CQ1L	LOWSPDL	VDDIOL	SSA	SSA	SSA	NSS	NSS	SSA	VDDIOL	READYL	<u> 1000</u>	DOSL	DQ4L
	S	DQ24L	DQ25L	CQ1L	FTSELL	VDDIOL	VDDIOL	ZQ0L <sup>[14]</sup>	VCORE	VCORE	VDDIOL	VDDIOL	VDDIOL	PORTSTD0L	CQ0L	DQ7L	DQ6L
	4	DQ26L	DQ27L	NT	VREFL	CE1L	BE3L	BEZL	VTTL	PORTSTD1L	BE1L	BEOL	COENL	VREFL	CNTRSTL	DØ9L	DQ8L
	က	DQ28L	DQ29L	RETL	WRPL	CEOL	CNTINTL	BUSYL	CL	NSS	<u>OEL</u>	ADSL	R/WL	CNT/MSKL	CNTENL	DQ11L	DQ10L
	7	DQ30L	DQ31L	DQ35L	A1L	A3L	A5L	A7L	A9L	A11L	A13L	A15L	A17L <sup>[16]</sup>	DNO	DQ17L	DQ13L	DQ12L
	-	DQ32L	DQ33L	DQ34L	A0L	A2L	A4L	A6L	A8L	A10L	A12L	A14L	A16L <sup>[17]</sup>	A18L <sup>[15]</sup>	DQ16L	DQ15L	DQ14L
					_		_		_				_	_	_		

Notes

14. Leave this ball unconnected to disable VIM.

15. Leave this ball unconnected for CYD09S36V18 and CYD02S36V18.

16. Leave this ball unconnected for CYD02S36V18.

17. Leave this ball unconnected for CYD02S36V18.

A B

ပ Ω шш

G I 7 ¥ \_ Σ Z ₾ œ

## CYPRESS EMBEDGE IN TOHOGRAPH

CYDXXS36V18 CYDXXS18V18

CYDXXS72V18

### Figure 5. FullFlex18 SDR 256-ball BGA (Top View)

						Ligare	o. rullrie	AUS SUK	7.00-Dall	rigure 5. ruiiriex is SDR 256-baii bGA (10p view)	o view)					
	-	7	ო	4	ß	9	7	œ	6	10	7	12	13	4	15	16
⋖	DNO	DNG	DNG	DQ17L	DQ16L	DQ13L	DQ12L	DQ9L	DQ9R	DQ12R	DQ13R	DQ16R	DQ17R	DNG	DNO	DNO
æ	DNO	DNG	DNG	DNG	DQ15L	DQ14L	DQ11L	DQ10L	DQ10R	DQ11R	DQ14R	DQ15R	DNO	DNO	DNO	DNC
ပ	DNO	DNO	RETL	INT	CQ1L	CQ1L	DNC	TRST	MRST	ZQ0R <sup>[18]</sup>	CQ1R	CQ1R	NTR	RETR	DNO	DNC
٥	A0L	A1L	WRPL	VREFL	FTSELL	LOWSPDL	NSS	VTTL	VTTL	NSS	LOWSPDR	FTSELR	VREFR	WRPR	A1R	AOR
ш	A2L	A3L	<u>CE0L</u>	CE1L	VDDIOL	VDDIOL	VDDIOL	VCORE	VCORE	VDDIOR	VDDIOR	VDDIOR	CE1R	CEOR	A3R	A2R
ш	A4L	A5L	CNTINTL	DNO	VDDIOL	NSS	NSS	NSS	NSS	VSS	VSS	VDDIOR	DNO	CNTINTR	A5R	A4R
O	A6L	A7L	BUSYL	DNG	ZQ0L <sup>[18]</sup>	NSS	NSS	SSA	NSS	NSS	NSS	VDDIOR	DNO	BUSYR	A7R	A6R
I	A8L	A9L	CL	VTTL	VCORE	NSS	NSS	SSA	SSA	SSA	NSS	VCORE	VTTL	CR	A9R	A8R
	A10L	A11L	SSA	PORTSTD1L	VCORE	NSS	NSS	NSS	NSS	NSS	VSS	VCORE	PORTSTD1R	NSS	A11R	A10R
×	A12L	A13L	<u>0er</u>	BE1L	VDDIOL	\SS	NSS	NSS	NSS	NSS	VSS	VDDIOR	<u>BE1R</u>	<u>OER</u>	A13R	A12R
_	A14L	A15L	ADSL	BEOL	VDDIOL	NSS	NSS	SSA	SSA	SSA	NSS	VDDIOR	BEOR	ADSR	A15R	A14R
Σ	A16L	A17L	R/WL	CQENL	VDDIOL	VDDIOL	VDDIOL	VCORE	VCORE	VDDIOR	VDDIOR	VDDIOR	CQENR	R/WR	A17R	A16R
Z	A18L <sup>[20]</sup>	A19L <sup>[19]</sup>	CNT/MSKL	VREFL	PORTSTDOL	READYL	DNO	VTTL	VTTL	ONG	READYR	PORTSTD0R	VREFR	CNT/MSKR	A19R <sup>[19]</sup>	A18R <sup>[20]</sup>
Δ.	DNO	DNG	CNTENL	CNTRSTL	COOL	COOL	TCK	TMS	ТБО	IQL	CQOR	CQ0R	CNTRSTR	CNTENR	DNO	DNC
œ	DNO	NA	NO	DNG	DQ6L	DQ5L	DQ2L	DQ1L	DQ1R	DQ2R	DQ5R	DQ6R	DNO	DNO	DNO	DNO
-	DNO	NA	NO	DQ8L	DQ7L	DQ4L	DQ3L	70OG	DQ0R	DQ3R	DQ4R	DQ7R	DQ8R	DNO	DNO	DNO

Notes
18. Leave this ball unconnected to disable VIM.
19. Leave this ball unconnected for CYD09S18V18.
20. Leave this ball unconnected for CYD04S18V18.

Document Number: 38-06082 Rev. \*S



### **Selection Guide**

Parameter	-200	-167	Unit
f <sub>MAX</sub> <sup>[22]</sup>	200	167	MHz
Maximum access time (clock to data)	3.3	4.0	ns
Typical operating current I <sub>CC</sub>	800 <sup>[21]</sup>	700 <sup>[21]</sup>	mA
Typical standby current for I <sub>SB3</sub> (both ports CMOS level)	210 <sup>[21]</sup>	210 <sup>[21]</sup>	mA

### **Pin Definitions**

Left Port	Right Port	Description
A[20:0] <sub>L</sub>	A[20:0] <sub>R</sub>	Address inputs. <sup>[23]</sup>
DQ[71:0] <sub>L</sub>	DQ[71:0] <sub>R</sub>	Data bus input and output. <sup>[24]</sup>
BE[7:0] <sub>L</sub>	BE[7:0] <sub>R</sub>	<b>Byte select inputs.</b> <sup>[25]</sup> Asserting these signals enables read and write operations to the corresponding bytes of the memory array.
BUSY <sub>L</sub>	BUSY <sub>R</sub>	<b>Port busy output</b> . When there is an address match and both chip enables are active for both ports, an external BUSY signal is asserted on the fifth clock cycles from when the collision occurs.
C <sub>L</sub>	C <sub>R</sub>	Clock signal. Maximum clock input rate is f <sub>MAX</sub> .
CE0 <sub>L</sub>	CE0 <sub>R</sub>	Active LOW chip enable input.
CE1 <sub>L</sub>	CE1 <sub>R</sub>	Active HIGH chip enable input.
CQEN <sub>L</sub>	CQEN <sub>R</sub>	Echo clock enable input. Assert HIGH to enable echo clocking on respective port.
CQ0 <sub>L</sub>	CQ0 <sub>R</sub>	Echo clock signal output for DQ[35:0] for FullFlex72 devices. Echo clock signal output for DQ[17:0] for FullFlex36 devices. Echo clock signal output for DQ[8:0] for FullFlex18 devices.
CQ0 <sub>L</sub>	CQ0 <sub>R</sub>	Inverted echo clock signal output for DQ[35:0] for FullFlex72 devices. Inverted echo clock signal output for DQ[17:0] for FullFlex36 devices. Inverted echo clock signal output for DQ[8:0] for FullFlex18 devices.
CQ1 <sub>L</sub>	CQ1 <sub>R</sub>	Echo clock signal output for DQ[71:36] for FullFlex72 devices. Echo clock signal output for DQ[35:18] for FullFlex36 devices. Echo clock signal output for DQ[17:9] for FullFlex18 devices.
CQ1 <sub>L</sub>	CQ1 <sub>R</sub>	Inverted echo clock signal output for DQ[71:36] for FullFlex72 devices. Inverted echo clock signal output for DQ[35:18] for FullFlex36 devices. Inverted echo clock signal output for DQ[17:9] for FullFlex18 devices.
ZQ[1:0] <sub>L</sub>	ZQ[1:0] <sub>R</sub>	VIM output impedance matching input. [26] To use, connect a calibrating resistor between ZQ and ground. The resistor must be five times larger than the intended line impedance driven by the dual port. Assert HIGH or leave DNU to disable VIM.
ŌĒL	ŌĒ <sub>R</sub>	Output enable input. This asynchronous signal must be asserted LOW to enable the DQ data pins during read operations.
INT <sub>L</sub>	ĪNT <sub>R</sub>	<b>Mailbox interrupt flag output</b> . The mailbox permits communications between ports. The upper two memory locations are used for message passing. INT <sub>L</sub> is asserted LOW when the right port writes to the mailbox location of the left port, and vice versa. An interrupt to a port is deasserted HIGH when it reads the contents of its mailbox.

- 21. For 18 Mbit x72 commercial configuration only; refer to Electrical Characteristics on page 19 for complete information. 22. SDR mode with two pipelined stages.
- 23. The CYD36S18V18 device has 21 address bits. The CYD36S36V18 and CYD08S18V18 devices have 20 address bits. The CYD36S72V18, CYD18S36V18, and CYD09S18V18 devices have 19 address bits. The CYD18S72V18 and CYD09S36V18 devices have 18 address bits. The CYD09S72V18 device has 17 address bits. The CYD02S36V18 has 16 address bits.
- 24. The FullFlex72 family of devices has 72 data lines. The FullFlex36 family of devices has 36 data lines. The FullFlex18 family of devices has 18 data lines.
- 25. The FullFlex72 family of devices has eight byte enables. The FullFlex36 family of devices has four byte enables. The FullFlex18 family of devices has two byte enables. 26. The pin ZQ[1] is applicable only for 36 Mbit devices. This pin is DNU for 18 Mbit and lower density devices.



### Pin Definitions (continued)

Left Port	Right Port	Description				
LowSPD <sub>L</sub>	LowSPD <sub>R</sub>	<b>Port low speed select input</b> . Assert this pin LOW to disable the DLL. In flow through mode, this pin needs to be asserted low.				
PORTSTD[1:0] <sub>L</sub> <sup>[27,</sup>	PORTSTD[1:0] <sub>R</sub> <sup>[27,</sup>	Port clock/Address/Control/Data/Echo clock/I/O standard select input. Assert these pins LOW/LOW for LVTTL, LOW/HIGH for HSTL, HIGH/LOW for 2.5 V LVCMOS, and HIGH/HIGH for 1.8 V LVCMOS, respectively. These pins are driven by VTTL referenced levels.				
$R/\overline{W}_L$	R/W <sub>R</sub>	<b>Read/Write enable input</b> . Assert this pin LOW to write to, or HIGH to read from the dual port memory array.				
READY <sub>L</sub>	READY <sub>R</sub>	<b>Port DLL ready output</b> . This signal is asserted LOW when the DLL and variable impedance matching circuits complete calibration. This is a wired OR capable output.				
CNT/MSK <sub>L</sub>	CNT/MSK <sub>R</sub>	Port counter/Mask select input. Counter control input.				
ADS <sub>L</sub>	ADS <sub>R</sub>	Port counter address load strobe input. Counter control input.				
CNTENL	CNTENR	Port counter enable input. Counter control input.				
CNTRST <sub>L</sub>	CNTRST <sub>R</sub>	Port counter reset input. Counter control input.				
CNTINTL	CNTINT <sub>R</sub>	<b>Port counter interrupt output</b> . This pin is asserted LOW one cycle before the unmasked portion of the counter is incremented to all "1s".				
WRPL	WRP <sub>R</sub>	<b>Port counter wrap input</b> . When the burst counter reaches the maximum count, on the next counter increment WRP is set LOW to load the unmasked counter bits to 0. It is set HIGH to load the counter with the value stored in the mirror register.				
RET <sub>L</sub>	RET <sub>R</sub>	<b>Port counter retransmit input</b> . Assert this pin LOW to reload the initial address for repeated access to the same segment of memory.				
VREF <sub>L</sub> <sup>[28]</sup>	VREF <sub>R</sub> <sup>[28]</sup>	Port external HSTL I/O reference input. This pin is left DNU when HSTL is not used.				
VDDIO <sub>L</sub>	VDDIO <sub>R</sub>	Port data I/O power supply.				
FTSEL	FTSEL <sub>R</sub>	<b>Port flow through mode select input</b> . Assert this pin LOW to select flow through mode. Assert this pin HIGH to select Pipelined mode.				
MRST		Master reset input. MRST is an asynchronous input signal and affects both ports. Asserting MRST LOW performs all of the reset functions as described in the text. A MRST operation is required at power up. This pin is driven by a VDDIO <sub>L</sub> referenced signal.				
TMS		<b>JTAG test mode select input</b> . It controls the advance of JTAG TAP state machine. State machine transitions occur on the rising edge of TCK. Operation for LVTTL or 2.5 V LVCMOS.				
TDI		JTAG test data input. Data on the TDI input is shifted serially into selected registers. Operation for LVTTL or 2.5 V LVCMOS.				
TRST		JTAG reset input. Operation for LVTTL or 2.5 V LVCMOS.				
TCK		JTAG test clock input. Operation for LVTTL or 2.5 V LVCMOS.				
TDO		<b>JTAG test data output</b> . TDO transitions occur on the falling edge of TCK. TDO is normally tri-stated except when captured data is shifted out of the JTAG TAP. Operation for LVTTL or 2.5 V LVCMOS.				
VSS		Ground inputs.				
VCORE		Device core power supply.				
VTTL		LVTTL power supply.				

Document Number: 38-06082 Rev. \*S Page 10 of 51

Notes
27. PORTSTD[1:0]<sub>L</sub> and PORTSTD[1:0]<sub>R</sub> have internal pull-down resistors.
28. HSTL support and the corresponding tests support has been removed from the device from WW1830. This change does not impact any other functionality.



### **Functional Overview**

### Selectable I/O Standard

The FullFlex device families offer the option to choose one of the four port standards for the device. Each port independently selects standards from single-ended HSTL class I, single-ended LVTTL, 2.5 V LVCMOS, or 1.8 V LVCMOS. The selection of the standard is determined by the PORTSTD pins for each port. These pins must be connected to an LVTTL power suppy. This determines the input clock, address, control, data, and Echo clock standard for each port as shown in Table 1.

Table 1. Port Standard Selection

PORTSTD1	PORTSTD0	I/O Standard
VSS	VSS	LVTTL
VSS	VTTL	HSTL
VTTL	VSS	2.5 V LVCMOS
VTTL	VTTL	1.8 V LVCMOS

### Clocking

Separate clocks synchronize the operations on each port. Each port has one clock input C. In this mode, all the transactions on the address, control, and data are on the C rising edge. All transactions on the address, control, data input, output, and byte enables occur on the C rising edge.

Table 2. Data Pin Assignment

BE Pin Name	Data Pin Name
BE[7]	DQ[71:63]
BE[6]	DQ[62:54]
BE[5]	DQ[53:45]
BE[4]	DQ[44:36]
BE[3]	DQ[35:27]
BE[2]	DQ[26:18]
BE[1]	DQ[17:9]
BE[0]	DQ[8:0]

### Selectable Pipelined or Flow through Mode

To meet data rate and throughput requirements, the FullFlex families offer selectable pipelined or flow through mode. Echo clocks are not supported in flow through mode and the DLL must be disabled.

Flow through mode is selected by the FTSEL pin. Strapping this pin HIGH selects pipelined mode. Strapping this pin LOW selects flow through mode.

### DLL

The FullFlex familes of devices have an on-chip DLL. Enabling the DLL reduces the clock to data valid ( $t_{\rm CD}$ ) time enabling more setup time for the receiving device. In flow through mode, the DLL must be disabled. This is selectable by strapping LowSPD low.

Whenever the operating frequency is altered beyond the Clock Input Cycle to Cycle Jitter specification, reset the DLL, followed by 1024 clocks before any valid operation.

LowSPD pins are used to reset the DLLs for a single port independent of all other circuitry. MRST is used to reset all DLLs on the chip. For more information on DLL lock and reset time, see Master Reset on page 18.

### **Echo Clocking**

As the speed of data increases, on-board delays caused by parasitics make it extremely difficult to provide accurate clock trees. To counter this problem, the FullFlex families incorporate Echo Clocks. Echo Clocks are enabled on a per port basis. The dual port receives input clocks that are used to clock in the address and control signals for a read operation. The dual port retransmits the input clocks relative to the data output. The buffered clocks are provided on the CQ1/CQ1 and CQ0/CQ0 outputs. Each port has a pair of Echo clocks. Each clock is associated with half the data bits. The output clock matches the corresponding ports I/O configuration.

To enable echo clock outputs, tie CQEN HIGH. To disable echo clock outputs, tie CQEN LOW.

Data Out XXX

Figure 6. SDR Echo Clock Delay

### **Deterministic Access Control**

Echo Clock

Deterministic Access Control is provided for ease of design. The circuitry detects when both ports access the same location and provides an external BUSY flag to the port on which data is corrupted. The collision detection logic saves the address in conflict (Busy Address) to a readable register. In the case of multiple collisions, the first busy address is written to the busy address register.

If both ports access the same location at the same time and only one port is doing a write, if  $t_{CCS}$  is met, then the data written to and read from the address is valid data. For example, if the right port is reading and the left port is writing and the left ports clock meets  $t_{CCS}$ , then the data read from the address by the right port is the old data. In the same case, if the right ports clock meets  $t_{CCS}$ , then the data read out of the address from the right port is the new data. In the above case, if  $t_{CCS}$  is violated by the either ports clock with respect to the other port and the right port gets the external BUSY flag, the data from the right port is corrupted. Table 3 on page 12 shows the  $t_{CCS}$  timing that must be met to quarantee the data.

Table 4 on page 12 shows that, in the case of the left port writing and the right port reading, when an external BUSY flag is asserted on the right port, the data read out of the device is not quaranteed.

The value in the busy address register is read back to the address lines. The required input control signals for this function are shown in Table 7 on page 14. The value in the busy address register is read out to the address lines  $t_{\text{CA}}$  after the same



amount of latency as a data read operation. After an initial address match, the BUSY flag is asserted and the address under contention is saved in the busy address register. All the following address matches enable to generate the BUSY flag. However,

none of the addresses are saved into the busy address register. When a busy readback is performed, the address of the first match that happens at least two clocks cycles after the busy readback is saved into the busy address register.

Table 3. t<sub>CCS</sub> Timing for All Operating Modes

Port A - Early	Arriving Port	Port B - Late	Arriving Port	t <sub>CCS</sub>	Unit
Mode	Active Edge	Mode		C Rise to Opposite C Rise Setup Time for Non Corrupt Data	Oilit
SDR	С	SDR	С	$t_{CYC(min)} - 0.5$	ns

Table 4. Deterministic Access Control Logic

Left Port	Right Port	Left Clock	Right Clock	BUSYL	BUSYR	Description
Read	Read	Х	Х	Н	Н	No collision
Write	Read	> t <sub>CCS</sub>	0	Н	Н	Read OLD data
		0	> t <sub>CCS</sub>	Н	Н	Read NEW data
		< t <sub>CCS</sub>	0	Н	Н	Read OLD data
				Н	L	Data not guaranteed
		0	< t <sub>CCS</sub>	Н	Н	Read NEW data
				Н	L	Data Not guaranteed
Read	Write	> t <sub>CCS</sub>	0	Н	Н	Read NEW data
		0	> t <sub>CCS</sub>	Н	Н	Read OLD data
		< t <sub>CCS</sub>	0	Н	Н	Read NEW data
				L	Н	Data Not guaranteed
		0	< t <sub>CCS</sub>	Н	Н	Read OLD data
				L	Н	Data not guaranteed
Write	Write	0	>-t <sub>CCS</sub> & < t <sub>CCS</sub>	L	L	Array data corrupted
		0	> t <sub>CCS</sub>	L	Н	Array stores right port data
		> t <sub>CCS</sub>	0	Н	L	Array stores left port data

### Variable Impedance Matching

Each port contains a variable impedance matching circuit to set the impedance of the I/O driver to match the impedance of the on-board traces. The impedance is set for all outputs except JTAG and is done by port. To take advantage of the VIM feature, connect a calibrating resistor (RQ) that is five times the value of the intended line impedance from the  $\mathrm{ZQ}_{[1:0]}^{[29]}$  pin to  $\mathrm{V}_{SS}$ . The output impedance is then adjusted to account for drifts in supply voltage and temperature every 1024 clock cycles. If a port's clock is suspended, the VIM circuit retains its last setting until the clock is restarted. On restart, it then resumes periodic adjustment. In the case of a significant change in device temperature or supply voltage, recalibration happens every 1024 clock cycles. A master reset initializes the VIM circuitry. Table 5 shows the VIM parameters and Table 6 describes the VIM operation modes.

To disable VIM, connect the ZQ pin to VDDIO of the relative supply for the I/Os before a Master Reset.

Table 5. Variable Impedance Matching Parameters

Parameter	Min	Max	Unit	Tolerance
RQ value	100	275	Ω	±2%
Output impedance	20	55	Ω	±15%
Reset time	-	1024	Cycles	_
Update time	_	1024	Cycles	_

**Table 6. Variable Impedance Matching Operation** 

RQ Connection	Output Configuration
100 $\Omega$ –275 $\Omega$ to V <sub>SS</sub>	Output driver impedance = RQ/5 ± 15% at Vout = VDDIO/2
	VIM disabled. Rout $\leq$ 20 $\Omega$ at Vout = VDDIO/2

### Note

29. The pin ZQ[1] is applicable only for 36 Mbit devices. This pin is DNU for 18 Mbit and lower density devices.

Document Number: 38-06082 Rev. \*S Page 12 of 51



### Address Counter and Mask Register Operations [30]

Each port of the FullFlex family contains a programmable burst address counter. The burst counter contains four registers: a counter register, a mask register, a mirror register, and a busy address register.

The **counter register** contains the address used to access the RAM array. It is changed only by the master reset (MRST), counter reset, counter load, retransmit, and counter increment operations.

The mask register value affects the counter increment and counter reset operations by preventing the corresponding bits of the counter register from changing. It also affects the counter interrupt output (CNTINT). The mask register is only changed by mask reset, mask load, and MRST. The mask load operation loads the value of the address bus into the mask register. The mask register defines the counting range of the counter register. The mask register is divided into two or three consecutive regions. Zero or more 0s define the masked region and one or more 1s define the unmasked portion of the counter register. The counter register may be divided up to three regions. The region containing the least significant bits must be no more than two 0s. Bits one and zero may be 10 respectively, masking the least significant counter bit and causing the counter to increment by two instead of one. If bits one and zero are 00, the two least significant bits are masked and the counter increments by four instead of one. For example, in the case of a 256 K × 72 configuration, a mask register value of 003FC divides the mask register into three regions. With bit 0 being the least significant bit and bit 17 being the most significant bit, the two least significant bits are masked, the next eight bits are unmasked, and the remaining bits are masked.

The **mirror register** reloads a counter register on retransmit operations (see Retransmit on page 15) and wrap functions (see Counter Interrupt on page 15 below). The last value loaded into the counter register is stored in the mirror register. The mirror register is only changed by master reset (MRST), counter reset, and counter load.

Table 7 on page 14 summarizes the operations of these registers and the required input control signals. All signals except MRST are synchronized to the ports clock.

### Counter Load Operation [30]

For both non-burst and burst read or write accesses, the external address is loaded through counter load operation as shown in Table 7 on page 14. The address counter and mirror registers are loaded with the address value presented on the address lines. This value ranges from 0 to 1FFFFF.

### Mask Load Operation [30]

The mask register is loaded with the address value presented on the address bus. This value ranges from 0 to 1FFFFF though not all values permit correct increment operations. Permitted values are in the form of  $2^n-1$ ,  $2^n-2$ , or  $2^n-4$ . The counter register is only segmented up to three regions. From the most significant bit to the least significant bit, permitted values have zero or more 0s, one or more 1s, and the least significant two bits are 11, 10, or 00. Thus 1FFFFE, 07FFFF, and 003FFC are permitted values but 02FFFF, 003FFA, and 07FFE4 are not.

### **Counter Readback Operation**

The internal value of the counter register is read out on the address lines. The address is valid  $\underline{t_{CA}}$  after the selected number of latency cycles configured by FTSEL. The data bus (DQ) is tri-stated on the cycle that the address is presented on the address lines. Figure 7 on page 16 shows a block diagram of this logic.

### Mask Readback Operation

The internal value of the mask register is read out on the address lines. The address is valid  $t_{CA}$  after the selected number of latency cycles configured by FTSEL. The data bus (DQ) is tri-stated on the cycle that the address is presented on the address lines. Figure 7 on page 16 shows a block diagram of the operation.

### **Counter Reset Operation**

All unmasked bits of the counter and mirror registers are reset to '0'. All masked bits remain unchanged. A mask reset followed by a counter reset resets the counter and mirror registers to 00000.

### **Mask Reset Operation**

The mask register is reset to all 1s, that unmasks every bit of the burst counter.

### Note

<sup>30.</sup> The CYD36S18V18 device has 21 address bits. The CYD36S36V18 and CYD18S18V18 devices have 20 address bits. The CYD36S72V18, CYD18S36V18, and CYD09S18V18 devices have 19 address bits. The CYD09S72V18 device has 17 address bits. The CYD02S36V18 has 16 address bits.



### Table 7. Burst Counter and Mask Register Control Operations

The burst counter and mask register control operation for any port follows.  $^{[31,\ 32]}$ 

С	MRST	CNTRST	CNT/MSK	CNTEN	ADS	RET	Operation	Description
Х	L	Х	Х	Х	Х	Х	Master reset	Reset address counter to all 0s, mask register to all 1s, and busy address to all 0s.
	Ι	L	Н	X	Х	X	Counter reset	Reset counter and mirror unmasked portion to all 0s.
	Н	L	L	Х	Х	Х	Mask reset	Reset mask register to all 1s.
	Н	Н	Н	L	L	Х	=	Load burst counter and mirror with external address value presented on address lines.
	Η	Н	L	L	L	Χ	Mask load	Load mask register with value presented on the address lines.
	Н	Н	Н	L	Н	L	Retransmit	Load counter with value in the mirror register.
	Н	Н	Н	L	Н	Н	Counter increment	Internally increment address counter value.
	Н	Н	Н	Н	Н	Н	Counter hold	Constantly hold the address value for multiple clock cycles.
	Н	Н	Н	Н	L	Н	Counter readback	Read out counter internal value on address lines.
	Ι	Η	L	Ι	L	Ι	Mask readback	Read out mask register value on address lines.
	Η	н	L	Ι	Н	Ш	Busy address readback	Read out first busy address after last busy address readback.
	Н	Н	L	L	Н	Χ	Reserved	
	Н	Н	L	Н	L	L	Reserved	
	Н	Н	L	Н	Н	Н	Reserved	
	Н	Н	Н	Н	L	L	Reserved	
	Н	Н	Н	Н	Н	L	Reserved	

Notes
31. "X" = Don't Care, "H" = HIGH, "L" = LOW.
32. Counter operation and mask register operation is independent of chip enables.



### Increment Operation<sup>[33]</sup>

After the address counter is initially loaded with an external address, the counter can internally increment the address value and address the entire memory array. Only the unmasked bits of the counter register are incremented. For a counter bit to change, the corresponding bit in the mask register must be 1. If the two least significant bits of the mask register are 11, the burst counter increments by one. If the two least significant bits are 10, the burst counter increments by two, and if they are 00, the burst counter increments by four. If all unmasked counter bits are incremented to 1 and WRP is deasserted, the next increment I wraps the counter back to the initially loaded value. The cycle before the increment that results in all unmasked counter bits to become 1s, a counter interrupt flag (CNTINT) is asserted if the counter is incremented again. This increment causes the counter to reach its maximum value and the next increment returns the counter register to its initial value that was stored in the mirror register if WRP is deasserted. If WRP is asserted, the unmasked portion of the counter is filled with 0 instead. The example shown in Figure 8 on page 17 shows an example of the CYDD36S18V18 device with the mask register loaded with a mask value of 00007F unmasking the seven least significant bits. Setting the mask register to this value enables the counter to access the entire memory space. The address counter is then loaded with an initial value of 000005 assuming WRP is deasserted. The masked bits, the seventh address through the twenty-first address, do not increment in an increment operation. The counter address starts at address 000005 and increments its internal address value until it reaches the mask register value of 00007F. The counter wraps around the memory block to location 000005 at the next count. CNTINT is issued when the counter reaches the maximum -1 count.

### **Hold Operation**

The value of all three registers is constantly maintained unchanged for an unlimited number of clock cycles. This operation is useful in applications where wait states are needed or when address is available a few cycles ahead of data in a shared bus interface.

### Retransmit

Retransmit enables repeated access to the same block of memory without the need to reload the initial address. An internal mirror register stores the address counter value last loaded. While RET is asserted low, the counter continues to wrap back to the value in the mirror register independent of the state of WRP.

### **Counter Interrupt**

The counter interrupt (CNTINT) is asserted LOW one clock cycle before an increment operation that results in the unmasked portion of the counter register being all 1s. It is deasserted by counter reset, counter load, counter increment, mask reset, mask load, and MRST.

### **Counting by Two**

When the two least significant bits of the mask register are 10, the counter increments by two.

### Counting by Four

When the two least significant bits of the mask register are 00, the counter increments by four.

### **Mailbox Interrupts**

Use the upper two memory locations for message passing and permit communications between ports. Table 8 on page 17 shows the interrupt operation for both ports. The highest memory location is the mailbox for the right port and the maximum address – 1 is the mailbox for the left port.

When one port writes to the other port's mailbox, the  $\overline{\text{INT}}$  flag of the port that the mailbox belongs to is asserted LOW. The  $\overline{\text{INT}}$  flag remains asserted until the mailbox location is read by the other port. When a port reads its mailbox, the  $\overline{\text{INT}}$  flag is deasserted high after one cycle of latency with respect to the input clock of the port to which the mailbox belongs and is independent of  $\overline{\text{OE}}$ .

As shown in Table 8 on page 17, to set the  $\overline{\text{INT}}_R$  flag, a write operation by the left port to address 1FFFFF asserts  $\overline{\text{INT}}_R$  LOW. A valid read of the 1FFFFF location by the right port resets  $\overline{\text{INT}}_R$  HIGH after one cycle of latency with respect to the right port's clock. You must activate at least one byte enable to set or reset the mailbox interrupt.

### Note

Document Number: 38-06082 Rev. \*S Page 15 of 51

<sup>33.</sup> The CYD36S18V18 device has 21 address bits. The CYD36S36V18 and CYD18S18V18 devices have 20 address bits. The CYD36S72V18, CYD18S36V18, and CYD09S18V18 devices have 19 address bits. The CYD09S72V18 device has 17 address bits. The CYD02S36V18 has 16 address bits.



Figure 7 shows the counter, mask, and mirror logic block diagram. [34]


Figure 7. Counter, Mask, and Mirror Logic Block Diagram CNT/MSK **CNTEN** Decode Logic **CNTRST** RET MRST Mask Register Counter/ RAM Address Address Decode Array Register С \_ - - - -Load/Increment From 20 Address Counter To Readback Lines and Address Decode From Increment Mask Logic Register 20 20 From Mask Bit 0 From and 1 Wrap Counter **►** Wrap Detect To Counter

<sup>34.</sup> The CYD36S18V18 device has 21 address bits. The CYD36S36V18 and CYD18S18V18 devices have 20 address bits. The CYD36S72V18, CYD18S36V18, and CYD09S18V18 devices have 19 address bits. The CYD09S72V18 device has 17 address bits. The CYD02S36V18 has 16 address bits.



Figure 8 shows the programmable counter-mask operation with WRP deasserted. [38, 40]

Figure 8. Programmable Counter-Mask Register Operation with WRP deasserted



**Table 8. Interrupt Operation Example** 

Table 8 shows the interrupt operation example. [35, 36, 37, 39, 40]

Function	Left Port					Right Port			
Function	R/W <sub>L</sub>	CEL	A <sub>0L-20L</sub>	INT <sub>L</sub>	R/W <sub>R</sub>	CER	A <sub>0R-20R</sub>	INT <sub>R</sub>	
Set Right INT <sub>R</sub> Flag	L	L	Max Address	Х	Х	X	Х	L	
Reset Right INT <sub>R</sub> Flag	Х	Х	Х	Х	Н	L	Max Address	Н	
Set Left INT <sub>L</sub> Flag	Х	Х	Х	L	L	L	Max Address-1	Х	
Reset Left INT <sub>L</sub> Flag	Н	L	Max Address-1	Н	Х	Х	Х	Х	

### Notes

Document Number: 38-06082 Rev. \*S

<sup>35.</sup> CE is internal signal.  $\overline{CE}$  = LOW if  $\overline{CE}_0$  = LOW and  $\overline{CE}_1$  = HIGH. For a single read operation,  $\overline{CE}$  only needs to be asserted once at the rising edge of the C and is deasserted after that. Data is out after the following C edge and is tri-stated after the next C edge.

36.  $\overline{OE}$  is "Don't Care" for mailbox operation.

37. At least one of  $\overline{BE0}$ ,  $\overline{BE1}$ ,  $\overline{BE2}$ ,  $\overline{BE3}$ ,  $\overline{BE3}$ ,  $\overline{BE4}$ ,  $\overline{BE5}$ ,  $\overline{BE6}$ , or  $\overline{BE7}$  must be LOW.

<sup>38.</sup> The "X" in this diagram represents the counter's upper bits.

<sup>38.</sup> The X in this diagram represents the counter's upper bits.

39. "X" = Don't Care, "H" = HIGH, "L" = LOW.

40. The CYD36S18V18 device has 21 address bits. The CYD36S36V18 and CYD18S18V18 devices have 20 address bits. The CYD36S72V18, CYD18S36V18, and CYD09S18V18 devices have 19 address bits. The CYD09S72V18 and CYD09S36V18 devices have 18 address bits. The CYD09S72V18 device has 17 address bits. The CYD02S36V18 has 16 address bits.



### **Master Reset**

The FullFlex family of Dual Ports undergoes a complete reset when MRST is asserted. MRST must be driven by VDDIO referenced levels. The MRST is asserted asynchronously to the clocks and must remain asserted for at least t<sub>RS</sub>. When asserted MRST deasserts READY, initializes the internal burst counters, internal mirror registers, and internal busy addresses to zero. It also initializes the internal mask register to all 1s. All mailbox interrupts (INT), busy address outputs (BUSY), and burst counter interrupts (CNTINT) are deasserted upon master reset. Additionally, do not release MRST until all power supplies including VREF are fully ramped and all port clocks and mode select inputs (LOWSPD, ZQ, CQEN, FTSEL, and PORTSTD) are valid and stable. This begins calibration of the DLL and VIM circuits. READY is asserted within 1024 clock cycles. READY is a wired OR capable output with a strong pull up and weak pull down. Up to four outputs may be connected together. For faster pull down of the signal, connect a 250 Ohm resistor to VSS. If the DLL and VIM circuits are disabled for a port, the port is operational within five clock cycles. However, the READY is asserted within 160 clock cycles.

### IEEE 1149.1 Serial Boundary Scan (JTAG)

The FullFlex families incorporate an IEEE 1149.1 serial boundary scan test access port (TAP). The TAP operates using JEDEC-standard 3.3 V or 2.5 V I/O logic levels depending on the VTTL power supply. It is composed of four input connections and one output connection required by the test logic defined by the standard.

Table 9. JTAG IDCODE Register Definitions

Part Number	Configuration	Value
CYD36S72V18	512K × 72	0C026069h (× 2)
CYD36S36V18	1024K × 36	0C023069h
CYD36S18V18	2048K × 18	0C024069h
CYD18S72V18	256K × 72	0C025069h
CYD18S36V18	512K × 36	0C026069h
CYD18S18V18	1024K × 18	0C027069h
CYD09S72V18	128K × 72	0C028069h
CYD09S36V18	256K × 36	0C029069h
CYD09S18V18	512K × 18	0C02A069h
CYD02S36V18	64K × 36	0C030069h

Table 10. Scan Registers Sizes

Register Name	Bit Size
Instruction	4
Bypass	1
Identification	32
Boundary Scan	n <sup>[41]</sup>

Table 11. Instruction Identification Codes

Instruction	Code	Description
EXTEST	0000	Captures the input and output ring contents. Places the BSR between the TDI and TDO.
BYPASS	1111	Places the BYR between TDI and TDO.
IDCODE	1011	Loads the IDR with the vendor ID code and places the register between TDI and TDO.
HIGHZ	0111	Places BYR between TDI and TDO. Forces all FullFlex72 and FullFlex36 output drivers to a High Z state.
CLAMP	0100	Controls boundary to 1 or 0. Places BYR between TDI and TDO.
SAMPLE/PRELOAD	1000	Captures the input and output ring contents. Places BSR between TDI and TDO.
RESERVED	All other codes	Other combinations are reserved. Do not use other than the mentioned combinations.

Document Number: 38-06082 Rev. \*S Page 18 of 51

<sup>41.</sup> Details of the boundary scan length is found in the BSDL file for the device.



### **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. User guidelines are not tested.

<u> </u>
Storage temperature –65 °C to + 150 °C
Ambient temperature with power applied
Supply voltage to ground potential–0.5 V to + 4.1 V
DC voltage applied to outputs in high Z State0.5 V to $V_{DDIO}$ + 0.5 V
DC input voltage–0.5 V to $V_{DDIO}$ + 0.5 V
Output current into outputs (LOW) 20 mA
Static discharge voltage (JEDEC JESD8-6, JESD8-B)> 2200 V
Latch-up current> 200 mA

### **Operating Range**

Range	Ambient Temperature	VCORE		
Commercial	0 °C to +70 °C	1.8 V $\pm$ 100 mV 1.5 V $\pm$ 80 mV		
Industrial	–40 °C to +85 °C	1.8 V ± 100 mV 1.5 V ± 80 mV		

### **Power Supply Requirements**

	Min	Тур	Max
LVTTL V <sub>DDIO</sub>	3.0 V	3.3 V	3.6 V
2.5 V LVCMOS V <sub>DDIO</sub>	2.3 V	2.5 V	2.7 V
HSTL V <sub>DDIO</sub> [44]	1.4 V	1.5 V	1.9 V
1.8 V LVCMOS V <sub>DDIO</sub>	1.7 V	1.8 V	1.9 V
3.3 V VTTL	3.0 V	3.3 V	3.6 V
2.5 V VTTL	2.3 V	2.5 V	2.7 V
HSTL V <sub>REF</sub>	0.68 V	0.75 V	0.95 V

### **Electrical Characteristics**

Over the Operating Range

Davamatan	Description	Configuration		All Speed Bins		I I m!4
Parameter	Description	Configuration	Min	Тур	Max	Unit
	Output HIGH voltage (V <sub>DDIO</sub> = Min, I <sub>OH</sub> = –8 mA)	LVTTL	2.4 <sup>[42]</sup>	_	-	V
. ,	$(V_{DDIO} = Min, I_{OH} = -4 mA)$	HSTL (DC) <sup>[43]</sup>	$V_{\rm DDIO} - 0.4^{[42]}$	_	_	V
V <sub>OH</sub>	$(V_{DDIO} = Min, I_{OH} = -4 mA)$	HSTL (AC) <sup>[43]</sup>	$V_{\rm DDIO} - 0.5^{[42]}$	_	_	V
	$(V_{DDIO} = Min, I_{OH} = -6 mA)$	2.5 V LVCMOS	1.7 <sup>[42]</sup>	_	_	V
	$(V_{DDIO} = Min, I_{OH} = -4 mA)$	1.8 V LVCMOS	V <sub>DDIO</sub> – 0.45 <sup>[42]</sup>	_	_	V
	Output HIGH voltage (V <sub>DDIO</sub> = Min, I <sub>OL</sub> = 8 mA)	LVTTL	_	_	0.4 <sup>[42]</sup>	V
	(V <sub>DDIO</sub> = Min, I <sub>OL</sub> = 4 mA)	HSTL(DC) <sup>[43]</sup>	_	_	0.4 <sup>[42]</sup>	V
$V_{OL}$	(V <sub>DDIO</sub> = Min, I <sub>OL</sub> = 4 mA)	HSTL (AC) <sup>[43]</sup>	_	_	0.5 <sup>[42]</sup>	V
	(V <sub>DDIO</sub> = Min, I <sub>OL</sub> = 6 mA)	2.5 V LVCMOS	_	_	0.7 <sup>[42]</sup>	V
	(V <sub>DDIO</sub> = Min, I <sub>OL</sub> = 4 mA)	1.8 V LVCMOS	_	_	0.45 <sup>[42]</sup>	V
		LVTTL	2	_	V <sub>DDIO</sub> + 0.3	V
\/	Input HICH voltage	HSTL(DC) <sup>[43]</sup>	V <sub>REF</sub> + 0.1	_	V <sub>DDIO</sub> + 0.3	V
$V_{IH}$	Input HIGH voltage	2.5 V LVCMOS	1.7	_		V
		1.8 V LVCMOS	0.65 × V <sub>DDIO</sub>	_		V
		LVTTL	-0.3	_	0.8	V
\/	Input LOW voltage	HSTL(DC) <sup>[43]</sup>	-0.3	_	V <sub>REF</sub> – 0.1	V
$V_{IL}$	Imput LOVV Voltage	2.5 V LVCMOS	_	_	0.7	V
		1.8 V LVCMOS	_	_	0.35 × V <sub>DDIO</sub>	V

 <sup>42.</sup> These parameters are met with V<sub>IM</sub> disabled.
 43. The DC specifications are measured under steady state conditions. The AC specifications are measured while switching at speed. AC V<sub>IH</sub>/V<sub>IL</sub> in HSTL mode are measured with 1 V/ns input edge rates.
 44. HSTL Support and the corresponding tests support has been removed from the device from WW1830. No other functionality is impacted with this change



### **Electrical Characteristics** (continued)

Over the Operating Range

Doromotor	Description	Configuration		All Speed Bins		Unit
Parameter	Description	Configuration	Min	Тур	Max	Unit
	Output HIGH voltage (V <sub>DDIO</sub> = Min, I <sub>OH</sub> = –24 mA)	LVTTL	2.7 <sup>[45]</sup>	-	_	V
READY	$(V_{DDIO} = Min, I_{OH} = -12 mA)$	HSTL(DC) <sup>[46, 47]</sup>	V <sub>DDIO</sub> – 0.4 <sup>[45]</sup>	_	_	V
V <sub>OH</sub>	$(V_{DDIO} = Min, I_{OH} = -12 mA)$	HSTL (AC) <sup>[46, 47]</sup>	V <sub>DDIO</sub> – 0.5 <sup>[45]</sup>	_	_	V
	$(V_{DDIO} = Min, I_{OH} = -15 mA)$	2.5 V LVCMOS	2.0 <sup>[45]</sup>	_	_	V
	$(V_{DDIO} = Min, I_{OH} = -12 mA)$	1.8 V LVCMOS	V <sub>DDIO</sub> – 0.45 <sup>[45]</sup>	_	_	V
	Output HIGH voltage (V <sub>DDIO</sub> = Min, I <sub>OL</sub> = 0.12 mA)	LVTTL	-	-	0.4 <sup>[45]</sup>	V
READY	(V <sub>DDIO</sub> = Min, I <sub>OL</sub> = 0.12 mA)	HSTL(DC) <sup>[46, 47]</sup>	-	_	0.4 <sup>[45]</sup>	V
V <sub>OL</sub>	(V <sub>DDIO</sub> = Min, I <sub>OL</sub> = 0.12 mA)	HSTL (AC) <sup>[46, 47]</sup>	_	_	0.5 <sup>[45]</sup>	V
	$(V_{DDIO} = Min, I_{OL} = 0.15 mA)$	2.5 V LVCMOS	-	_	0.7 <sup>[45]</sup>	V
	$(V_{DDIO} = Min, I_{OL} = 0.08 mA)$	1.8 V LVCMOS	-	_	0.45 <sup>[45]</sup>	V
I <sub>OZ</sub>	Output leakage current		-10	_	10	μΑ
I <sub>IX1</sub>	Input leaka <u>ge cur</u> rent except TDI, TMS, MRST, PORTSTD		-10	-	10	μА
I <sub>IX2</sub>	Input l <u>eakag</u> e current TDI, TMS, MRST		-300	-	10	μА
I <sub>IX3</sub>	Input leakage current PORTSTD		-10	-	300	μА

### Notes

 <sup>45.</sup> These parameters are met with V<sub>IM</sub> disabled.
 46. The DC specifications are measured under steady state conditions. The AC specifications are measured while switching at speed. AC V<sub>IH</sub>/V<sub>IL</sub> in HSTL mode are measured with 1 V/ns input edge rates.
 47. HSTL Support and the corresponding tests support has been removed from the device from WW1830. No other functionality is impacted with this change



### **Electrical Characteristics**

Over the Operating Range

Parameter	Description	Confin	uration	-2	00	-167		Unit
raiailletei	Description	Coming	uration	Тур	Max	Тур	Max	Oilit
		512K × 72	Commercial	1440	1800	1280	1620	mA
		512K × 72	Industrial	_	_	1330	1730	mA
		10241/ × 26	Commercial	1180	1500	1050	1350	mA
		1024K × 36	Industrial	_	_	1110	1470	mA
		004016 40	Commercial	1130	1430	1000	1290	mA
		2048K × 18	Industrial	_	_	1060	1410	mA
		05014 70	Commercial	800	980	700	880	mA
		256K × 72	Industrial	820	1030	730	930	mA
		54014 00	Commercial	640	800	570	720	mA
	Operating current	512K × 36	Industrial	670	860	590	780	mA
I <sub>CC</sub>	(V <sub>CORE</sub> = Max, I <sub>OUT</sub> = 0 mA) outputs disabled	100416 10	Commercial	610	770	540	690	mA
		1024K × 18	Industrial	640	830	570	750	mA
		10011 77	Commercial	640	790	560	700	mA
		128K × 72	Industrial	660	830	580	740	mA
		2-21/	Commercial	540	640	470	570	mA
		256K × 36	Industrial	550	670	490	600	mA
			Commercial	550	660	480	580	mA
		512K × 18	Industrial	570	690	500	610	mA
			Commercial	_	_	_	_	mA
		64K × 36	Industrial	_	_	_	_	mA
			Commercial	1000	1250	920	1160	mA
		512K × 72	Industrial	_	_	970	1260	mA
			Commercial	910	1140	820	1050	mA
		1024K × 36	Industrial		_	880	1160	mA
			Commercial	890	1110	810	1030	mA
		2048K × 18	Industrial	_	_	860	1140	mA
			Commercial	500	630	460	580	mA
		256K × 72	Industrial	530	680	490	630	mA
			Commercial	460	570	410	530	mA
	Standby current	512K × 36	Industrial	480	630	440	580	mA
SB1	(both ports TTL Level) $CE_L$ and $CE_R \ge V_{IH}$ , $f = f_{MAX}$		Commercial	450	560	410	520	mA
	OLL and OLR = VIH, I - IMAX	1024K × 18	Industrial	470	610	430	570	mA
			Commercial	400	490	360	450	mA
		128K × 72	Industrial	420	540	380	490	mA
			Commercial	380	440	340	400	mA
		256K × 36	Industrial	390	470	360	430	mA
			Commercial	390	460	350	410	mA
		512K × 18	Industrial	410	480	370	440	mA
			Commercial	_	_	_	_	mA
	64	64K × 36	Industrial					mA

Document Number: 38-06082 Rev. \*S



### **Electrical Characteristics** (continued)

Over the Operating Range

Doromotor	Description	Config	uration	-2	00	-1	67	Unit
Parameter	Description	Connig	uration	Тур	Max	Тур	Max	Unit
		512K × 72	Commercial	1300	1570	1160	1410	mA
		312K ^ 72	Industrial	_	_	1210	1520	mA
		1024K × 36	Commercial	1090	1330	980	1210	mA
		10241( ^ 30	Industrial	_	_	1030	1330	mA
		2048K × 18	Commercial	1040	1270	930	1160	mA
		20401 ^ 10	Industrial	_	_	980	1270	mA
		256K × 72	Commercial	650	790	580	710	mA
			Industrial	680	840	610	760	mA
		512K × 36	Commercial	550	670	490	610	mA
1.	Standby current (one port TTL or CMOS level)		Industrial	570	730	520	670	mA
I <sub>SB2</sub>	$CE_L \mid CE_R \ge V_{IH}$ , $f = f_{MAX}$	1024K × 18	Commercial	520	640	470	580	mA
		10241( ^ 10	Industrial	550	690	490	640	mA
		128K × 72	Commercial	520	630	460	560	mA
		1201 ^ 12	Industrial	550	670	480	610	mA
		256K × 36	Commercial	460	530	400	470	mA
		230K ^ 30	Industrial	480	560	430	500	mA
		512K × 18	Commercial	460	530	410	480	mA
		312K × 18	Industrial	480	560	430	510	mA
		64K × 36	Commercial	_	-	_	_	mA
		0411 ^ 30	Industrial	_	_	_	_	mA



### **Electrical Characteristics**

Over the Operating Range

Davamatan	Description	Confin		All Spe	ed Bins	I I mid
Parameter	Description	Coning	uration	Тур	Max	Unit
		512K × 72	Commercial	410	590	mA
		312K ^ 72	Industrial	460	700	mA
		1024K × 36	Commercial	410	590	mA
		1024K × 30	Industrial	460	700	mA
		2048K × 18	Commercial	410	590	mA
			Industrial	460	700	mA
		256K v 72	Commercial	210	300	mA
		256K × 72	Industrial	230	350	mA
	Standby current	512K × 36	Commercial	210	300	mA
ISB3	(both ports CMOS level) $CE_L$ and $CE_R \ge V_{CORE} - 0.2 \text{ V}$ , f = 0		Industrial	230	350	mA
	CORE ,	100416 10	Commercial	210	300	mA
		1024K × 18	Industrial	230	350	mA
		128K × 72	Commercial	150	200	mA
		120K × 72	Industrial	170	220	mA
		050K + 00	Commercial	150	200	mA
		256K × 36	Industrial	170	220	mA
		E10K v 10	Commercial	150	200	mA
		512K × 18	Industrial	170	220	mA

### Capacitance

	Packages							
Signals	CYD18S72V18 <sup>[54]</sup> CYD09S72V18 CYD18S36V18 CYD09S36V18 CYD02S36V18	CYD18S18V18 CYD09S18V18	CYD36S72V18 CYD36S36V18	CYD36S18V18				
ŌĒ	12 pF	12 pF	20 pF	20 pF				
BE, DQ	10 pF	18 pF	16 pF	30 pF				
All other signals	10 pF	10 pF	16 pF	16 pF				

### **Thermal Resistance**

Parameter	Description	Test Conditions	484-ball BGA	256-ball BGA (18 Mbit only)	256-ball BGA (9 Mbit & 2 Mbit)	Unit
$\theta_{JA}$		Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	14.92	17.02	18.31	°C/W
θЈС	Thermal resistance (junction to case)		3.6	1.25	1.68	°C/W

Document Number: 38-06082 Rev. \*S Page 23 of 51



### **AC Test Load and Waveforms**

### Figure 9. Output Test Load for LVTTL/CMOS




Figure 10. Output Test Load for HSTL<sup>[54]</sup>





Figure 11. HSTL Input Waveform[54]

### AC Input Test Signal Waveform



Vswing = 1.0V

VREF = 0.75V

 $V_{IH} = 1.25 V$ 

 $V_{IL} = 0.25V$ 

Slew = 2.0V/ns

All input parameters are referenced to VREF



### **Switching Characteristics**

Over the Operating Range

Table 12. SDR Mode, Signals Affected by DLL

	Description	DLL ON (LOWSPD=1) <sup>[50]</sup>				DLL OFF (LC		
Parameter		-200		-167				Unit
		Min	Max	Min	Max	Min	Max	Ollit
t <sub>CD2</sub> <sup>[53]</sup>	C rise to DQ valid for pipelined mode	_	3.30 <sup>[49, 52]</sup>	_	4.00 <sup>[49, 52]</sup>	_	6.00 <sup>[49, 52]</sup>	ns
t <sub>CCQ</sub> <sup>[53]</sup>	C rise to CQ rise	1.00	3.30 <sup>[52]</sup>	1.00	4.00 <sup>[52]</sup>	1.00	6.00 <sup>[52]</sup>	ns
	C rise to DQ output high Z in pipelined mode	1.00	3.30 <sup>[49, 52]</sup>	1.00	4.00 <sup>[49, 52]</sup>	1.00	6.00 <sup>[49, 52]</sup>	ns
t <sub>CKLZ2</sub> <sup>[48, 53]</sup>	C rise to DQ output low Z in pipelined mode	1.00	_	1.00	-	1.00	_	ns

Table 13. SDR Mode

D	D	d-41	-20	0	-16	7	11!4
Parameter	Desci	ription	Min	Max	Min	Max	Unit
f <sub>MAX</sub> (PIPELINED)	Maximum operating frequency for pipelined mode		100	200	100	167	MHz
f <sub>MAX</sub> (FLOW THROUGH)	Maximum operating freque	_	77	_	66.7	MHz	
t <sub>CYC</sub> (PIPELINED)	C clock cycle time for pipelined mode		5.00 <sup>[52]</sup>	10.00	6.00 <sup>[52]</sup>	10.00	ns
t <sub>CYC</sub> (FLOW X THROUGH)	C clock cycle time for flow through mode		13.00 <sup>[52]</sup>	_	15.00 <sup>[52]</sup>	_	ns
t <sub>CKD</sub>	C clock duty time		45	55	45	55	%
t <sub>SD</sub>	Data input setup time to C rise	HSTL 1.8 V LVCMOS	1.50 <sup>[49, 52]</sup>	_	1.70 <sup>[49, 52]</sup>	-	ns
		2.5 V LVCMOS 3.3 V LVTTL	1.75 <sup>[49, 52]</sup>	_	1.95 <sup>[49, 52]</sup>		ns
t <sub>HD</sub> <sup>[51]</sup>	Data input hold time after 0	rise	0.5	_	0.5	-	ns
t <sub>SAC</sub>	Address and control input setup time to C rise	HSTL <sup>[54]</sup> 1.8 V L VCMOS	1.50 <sup>[49, 51, 52]</sup>	_	1.70 <sup>[49, 51, 52]</sup>	-	ns
		2.5 V LVCMOS 3.3 V LVTTL	1.75 <sup>[49, 51, 52]</sup>	_	1.95 <sup>[49, 51, 52]</sup>	-	ns
t <sub>HAC</sub> <sup>[51]</sup>	Address and control input hold time after C rise		0.50	_	0.60	-	ns
t <sub>OE</sub>	Output enable to data valid		_	4.40 <sup>[49, 52]</sup>	_	5.00 <sup>[49, 52]</sup>	ns
t <sub>OLZ</sub> <sup>[48]</sup>	OE to low Z		1.00	_	1.00	_	ns

- 48. Parameters specified with the load capacitance in Figure 9 on page 24 and Figure 10 on page 24. 49. For the x18 devices, add 200 ps to this parameter in Table 13.
- 50. Test conditions assume a signal transition time of 2 V/ns.
- 51. Add 300 ps to this timing for 36M devices.
- 52. Add 15% to this parameter if a VCORE of 1.5 V is used.
- 53. This parameter assumes input clock cycle to cycle jitter of  $\pm$  0 ps.
- 54. HSTL Support and the corresponding tests support has been removed from the device from WW1830. No other functionality is impacted with this change

Document Number: 38-06082 Rev. \*S Page 25 of 51



Table 13. SDR Mode (continued)

	<b>D</b>	1.0	-2	200	_1	67	
Parameter	Desc	ription	Min	Max	Min	Max	Unit
t <sub>OHZ</sub> <sup>[55]</sup>	OE to high Z		1.00	4.40 <sup>[56, 57]</sup>	1.00	5.00 <sup>[56, 57]</sup>	ns
t <sub>CD1</sub>	C rise to DQ valid for flow through mode (LowSPD = 0)		-	9.00 <sup>[56, 57]</sup>	_	11.00 <sup>[56, 57]</sup>	ns
t <sub>CA1</sub>	C rise to address readback valid for flow through mode		-	9.00 <sup>[57]</sup>	_	11.00 <sup>[57]</sup>	ns
t <sub>CA2</sub>	C rise to address readback	valid for pipelined mode	-	5.00 <sup>[57]</sup>	_	6.00 <sup>[57]</sup>	ns
t <sub>DC</sub> <sup>[58]</sup>	DQ output hold after C rise		1.00	_	1.00	_	ns
t <sub>JIT</sub>	Clock input cycle to cycle j		_	±200	_	±200	ps
t <sub>CQHQV</sub> [58]	Echo clock (CQ) high to output valid	HSTL <sup>[59]</sup> 1.8 V LVCMOS	-	0.70 <sup>[56]</sup>	_	0.80 <sup>[56]</sup>	ns
		2.5 V LVCMOS 3.3 V LVTTL	-	0.80 <sup>[56]</sup>	_	0.90 <sup>[56]</sup>	ns
t <sub>CQHQX</sub> <sup>[58]</sup>	Echo clock (CQ) high to output hold	HSTL <sup>[59]</sup> 1.8 V LVCMOS	-0.70	-	-0.80	_	ns
		2.5 V LVCMOS 3.3 V LVTTL	-0.85	-	-0.95	-	ns
t <sub>CKHZ1</sub> [55]	C rise to DQ output high Z	in flow through mode	1.00	9.00 <sup>[56, 57]</sup>	1.00	11.00 <sup>[56, 57]</sup>	ns
t <sub>CKLZ1</sub> [55]	C rise to DQ output low Z i	n flow through mode	1.00	_	1.00	_	ns
t <sub>AC</sub>	Address output hold after (	C rise	1.00	_	1.00	_	ns
t <sub>CKHZA1</sub> <sup>[55]</sup>	C rise to address output hi	gh Z for flow through mode	1.00	9.00 <sup>[57]</sup>	1.00	11.00 <sup>[57]</sup>	ns
t <sub>CKHZA2</sub> <sup>[55]</sup>	C rise to address output hi	gh Z for pipelined mode	1.00	5.00 <sup>[57]</sup>	1.00	6.00 <sup>[57]</sup>	ns
t <sub>CKLZA</sub> <sup>[55]</sup>	C rise to address output lo	w Z	1.00	-	1.00	-	ns
t <sub>SCINT</sub>	C rise to CNTINT low		1.00	3.30 <sup>[57]</sup>	1.00	4.00 <sup>[57]</sup>	ns
t <sub>RCINT</sub>	C rise to CNTINT high		1.00	3.30 <sup>[57]</sup>	1.00	4.00 <sup>[57]</sup>	ns
t <sub>SINT</sub>	C rise to INT low		0.50	7.00 <sup>[57]</sup>	0.50	8.00 <sup>[57]</sup>	ns
t <sub>RINT</sub>	C rise to INT high		0.50	7.00 <sup>[57]</sup>	0.50	8.00 <sup>[57]</sup>	ns
t <sub>BSY</sub>	C rise to BUSY valid		1.00	3.30 <sup>[57]</sup>	1.00	4.00 <sup>[57]</sup>	ns

<sup>55.</sup> Parameters specified with the load capacitance in Figure 9 on page 24 and Figure 10 on page 24. 56. For the × 18 devices, add 200 ps to this parameter in Table 13.

<sup>57.</sup> Add 15% to this parameter if a VCORE of 1.5 V is used.

<sup>58.</sup> This parameter assumes input clock cycle-to-cycle jitter of ±0 ps.

59. HSTL Support and the corresponding tests support has been removed from the device from WW1830. No other functionality is impacted with this change



Table 14. Master Reset Timing

Parameter	Description	-2	00	-1	Unit	
Farameter	Description	Min	Max	Min	Max	Oilit
t <sub>PUP</sub>	Power-up time	1	_	1	-	ms
t <sub>RS</sub>	Master reset pulse width	5	_	5	-	cycles
t <sub>RSR</sub>	Master reset recovery time	5	_	5	-	cycles
t <sub>RSF</sub>	Master reset to outputs inactive/Hi Z	-	15	_	18	ns
t <sub>RDY</sub> <sup>[60]</sup>	Master reset release to port ready	-	1024	-	1024	cycles
t <sub>CORDY</sub> <sup>[61]</sup>	C rise to port ready	_	9.5 <sup>[62]</sup>	_	11 <sup>[62]</sup>	ns

### Table 15. JTAG Timing

Devementes	Description	-2	:00	-1	67	I I m i 4
Parameter	Description	Min	Max	Min	Max	Unit
f <sub>JTAG</sub>	JTAG TAP controller frequency	_	20	_	20	MHz
t <sub>TCYC</sub>	TCK cycle time	50	-	50	_	ns
t <sub>TH</sub>	TCK high time	20	-	20	_	ns
t <sub>TL</sub>	TCK low time	20	-	20	_	ns
t <sub>TMSS</sub>	TMS setup to TCK rise	10	-	10	_	ns
t <sub>TMSH</sub>	TMS hold to TCK rise	10	-	10	_	ns
t <sub>TDIS</sub>	TDI setup to TCK rise	10	-	10	_	ns
t <sub>TDIH</sub>	TDI hold to TCK rise	10	-	10	_	ns
t <sub>TDOV</sub>	TCK low to TDO valid	-	10	-	10	ns
t <sub>TDOX</sub>	TCK low to TDO invalid	0	-	0	_	ns
$t_{JXZ}$	TCK low to TDO high Z	-	15	-	15	ns
t <sub>JZX</sub>	TCK low to TDO active	_	15	-	15	ns
t <sub>JZX</sub>	TCK low to TDO active	_	15	_	15	ns

<sup>60.</sup> READY is a wired OR capable output with a weak pull-down. For a decreased falling delay, connect a 250-Ω resistor to V<sub>SS</sub>. 61. Add this propagation delay after t<sub>RDY</sub> for all Master Reset Operations. 62. Add 15% to this parameter if a VCORE of 1.5 V is used.



### **Switching Waveforms**

Figure 12. JTAG Timing





Figure 13. Master Reset [63]



Note

63.  $\overline{\text{READY}}$  is a wired OR capable output with a weak pull-down. For a decreased falling delay, connect a 250- $\Omega$  resistor to  $V_{SS}$ .



Figure 14. READ Cycle for Pipelined Mode




Figure 15. WRITE Cycle for Pipelined and Flow through Modes






Figure 16. READ with Address Counter Advance for Pipelined Mode




Figure 17. READ with Address Counter Advance for Flow through Mode






Figure 18. Port-to-Port WRITE-READ for Pipelined Mode






Figure 20. OE Controlled WRITE for Pipelined Mode




Figure 21. OE Controlled WRITE for Flow through Mode






Figure 22. Byte-Enable READ for Pipelined Mode






Figure 23. Port-to-Port WRITE-to-READ for Flow through Mode






Figure 24. Busy Address Readback for Pipelined and Flow through Modes,  $CNT/\overline{MSK} = \overline{RET} = LOW^{[64]}$ 





Figure 25. Read Cycle for Flow through Mode



<sup>64.</sup> A<sub>match</sub> is the matching address that is reported on the address bus of the losing port. The counter operation selected for reporting the address is "Busy Address Readback."



Figure 26. READ-to-WRITE for Pipelined Mode ( $\overline{OE} = V_{IL}$ ) [65, 66, 67]





Figure 27. READ-to-WRITE for Pipelined Mode (OE Controlled) [68, 69]



### Notes

- 65. When  $\overline{OE} = V_{IL}$ , the last read operation is enabled to complete before the DQ bus is tristated and the user is enabled to drive write data.

  66. Who  $\overline{OE} = V_{IL}$ , the last read operation is enabled to complete before the DQ bus is tristated and the user is enabled to drive write data.
- 67. Chip enable or all byte enables are held inactive during the two dummy writes to avoid data corruption.
- 68. OE is deasserted and t<sub>OHZ</sub> enabled to <u>elapse</u> before the first write operation is issued.
- 69. Any write scheduled to complete after OE is deasserted is pre-empted.



Figure 28. Read-to-Write-to-Read for Flow through Mode ( $\overline{OE} = LOW$ )






Figure 29. Read-to-Write-to-Read for Flow through Mode (OE Controlled)







Figure 30. BUSY Timing, WRITE-WRITE Collision for Pipelined and Flow through Modes, Clock Timing Violates t<sub>CCS</sub>.



Document Number: 38-06082 Rev. \*S



Figure 32. Read with Echo Clock for Pipelined Mode (CQEN = HIGH)







Figure 33. Mailbox Interrupt Output





# **Ordering Information**

Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range				
512K ×	512K × 72 (36-Mbit) 1.8 V/1.5 V Synchronous CYD36S72V18 Dual-Port SRAM							
200	CYD36S72V18-200BGXC	001-07825	484-ball Ball Grid Array 27 mm × 27 mm with 1.0 mm pitch (Pb-free)	Commercial				
256K ×	· 72 (18-Mbit) 1.8 V/1.5 V S	ynchronoι	us CYD18S72V18 Dual-Port SRAM					
200	CYD18S72V18-200BGXI	51-85218	484-ball Ball Grid Array 23 mm × 23 mm with 1.0 mm pitch (Pb-free)	Industrial				
200	CYD18S72V18-200BGI	51-85218	484-ball Ball Grid Array 23 mm × 23 mm with 1.0 mm pitch	Industrial				
167	CYD18S72V18-167BGI	51-85218	484-ball Ball Grid Array 23 mm × 23 mm with 1.0 mm pitch	Industrial				
167	CYD09S72V18-167BBXC	51-85218	S CYD09S72V18 Dual-Port SRAM  484-ball Ball Grid Array 23 mm × 23 mm with 1.0 mm pitch (Pb-free)  bus CYD36S36V18 Dual-Port SRAM	Commercial				
167	CYD36S36V18-167BGXI		484-ball Ball Grid Array 27 mm × 27 mm with 1.0 mm pitch (Pb-free)	Industrial				
512K × 36 (18-Mbit) 1.8 V/1.5 V Synchronous CYD18S36V18 Dual-Port SRAM								
200	CYD18S36V18-200BBAXI	51-85108	256-ball Ball Grid Array 17 mm × 17 mm with 1.0 mm pitch (Pb-free)	Industrial				
167	CYD18S36V18-167BBAI	51-85108	256-ball Ball Grid Array 17 mm × 17 mm with 1.0 mm pitch	Industrial				
256K × 36 (9-Mbit) 1.8 V/1.5 V Synchronous CYD09S36V18 Dual-Port SRAM								
200	CYD09S36V18-200BBXI	51-85108	256-ball Ball Grid Array 17 mm × 17 mm with 1.0 mm pitch (Pb-free)	Industrial				
167	CYD09S36V18-167BBXC	51-85108	256-ball Ball Grid Array 17 mm × 17 mm with 1.0 mm pitch (Pb-free)	Commercial				


## 64K × 36 (2-Mbit) 1.8 V or 1.5 V Synchronous CYD02S36V18 Dual-Port SRAM

200	CYD02S36V18-200BBXC	51-85108	256-ball Ball Grid Array 17 mm × 17 mm with 1.0 mm pitch (Pb-free)	Commercial				
2048K	2048K × 18 (36-Mbit) 1.8 V/1.5 V Synchronous CYD36S18V18 Dual-Port SRAM							
167	CYD36S18V18-167BGXI	001-07825	484-ball Ball Grid Array 27 mm × 27 mm with 1.0 mm pitch (Pb-free)	Industrial				
1024K	1024K × 18 (18-Mbit) 1.8 V/1.5 V Synchronous CYD18S18V18 Dual-Port SRAM							
200	CYD18S18V18-200BBAXI	51-85108	256-ball Ball Grid Array 17 mm × 17 mm with 1.0 mm pitch (Pb-free)	Industrial				
200	CYD18S18V18-200BBAXC	51-85108	256-ball Ball Grid Array 17 mm × 17 mm with 1.0 mm pitch (Pb-free)	Commercial				
167	CYD18S18V18-167BBAXI	51-85108	256-ball Ball Grid Array 17 mm × 17 mm with 1.0 mm pitch (Pb-free)	Industrial				
512K × 18 (9-Mbit) 1.8 V/1.5 V Synchronous CYD09S18V18 Dual-Port SRAM								
167	CYD09S18V18-167BBXI	51-85108	256-ball Ball Grid Array 17 mm × 17 mm with 1.0 mm pitch (Pb-free)	Industrial				

Document Number: 38-06082 Rev. \*S Page 42 of 51




### **Ordering Code Definitions**





### **Package Diagrams**

Figure 34. 256-ball FBGA (17 × 17 × 1.7 mm) BB256/BW0BD Package Outline, 51-85108



**BOTTOM VIEW** ø0.05 M C Ø0.25 M C A B Ø0.45±0.05(256X)-CPLD DEVICES (37K & 39K) PIN 1 CORNER Ø0.50 +0.10 (256X)-ALL OTHER DEVICES 16 15 14 13 12 11 10 9 8 7 -00000000000000000 17.00±0.10 15.00 00000000000000000 串 7.50 15.00 A 17.00±0.10 -□ 0.20(4X)


REFERENCE JEDEC MO-192 PACKAGE WEIGHT - 0.95gr

51-85108 \*J



### Package Diagrams (continued)

Figure 35. 484-ball PBGA (23 × 23 × 2.03 mm) BY484 Package Outline, 51-85218




51-85218 \*C



### Package Diagrams (continued)

Figure 36. 484-ball PBGA (27 × 27 × 2.33 mm) BY484S Package Outline, 001-07825



001-07825 \*C



# **Acronyms**

Acronym	Description			
BGA	Ball Grid Array			
CMOS	Complementary Metal Oxide Semiconductor			
DLL	Delay Lock Loop			
FBGA	Fine-Pitch Ball Grid Array			
HSTL	High Speed Transceiver Logic			
I/O	Input/Output			
SDR	Single Data Rate			
SRAM	Static Random Access Memory			
TCK	Test Clock			
TDI	Test Data-In			
TDO	Test Data-Out			
TMS	Test Mode Select			
VIM	Variable Impedance Matching			

### **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure					
°C	degree Celsius					
MHz	megahertz					
μΑ	microampere					
mA	milliampere					
ms	millisecond					
mV	millivolt					
ns	nanosecond					
pF	picofarad					
V	volt					
W	watt					

Document Number: 38-06082 Rev. \*S Page 47 of 51



# **Document History Page**

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	302411	YDT	See ECN	New data sheet.
*A	334036	YDT	See ECN	Corrected typo on page 1 Reproduced PDF file to fix formatting errors
*B	395800	SPN	See ECN	Added statement about no echo clocks for flow through mode Updated electrical characteristics Added note 16 and 17 (1.5 V timing) Added note 33 (timing for x18 devices) Updated input edge rate (note 34) Updated input edge rate (note 34) Updated dable 5 on deterministic access control logic Added description of busy readback in deterministic access control section Changed dummy write descriptions Updated Odummy write descriptions Updated Odumny write descriptions Updated Odumny write descriptions Updated Onte 24, B0 to BEO Added power supply requirements to MRST and VC_SEL Added note 4 (VIM disable) Updated supply voltage to ground potential to 4.1 V Updated supply voltage to ground potential to 4.1 V Updated aparameters on table 15 Updated Affect and added parameters to table 16 Updated Affect and added parameters to table 16 Updated Affect and added parameters to table 16 Updated 484 PBGA pin diagram Updated the pin definition of MRST Updated the pin definition of VC_SEL Updated master reset to include wired OR note Updated master reset to include wired OR note for READY Updated minimum V <sub>OH</sub> value for the 1.8 V LVCMOS configuration Updated electrical characteristics to include READY Added I <sub>IX3</sub> Updated maximum input capacitance Added Notes 33 and 34Removed Notes 15 and 17 Updated Pin Definitions for CQ0, CQ0, CQ1 and CQ1 Removed -100 Speed bin from Selection Guide Changed voltage name from V <sub>DDQ</sub> to V <sub>DDIO</sub> Changed voltage name from V <sub>DDQ</sub> to V <sub>CQRE</sub> Moved the Mailbox Interrupt Timing Diagram to be the final timing diagram Updated the Package Type for the CYD36S18V18 parts Updated the Package Type for the CY



# **Document History Page** (continued)

Document Title: CYDXXS72V18/CYDXXS36V18/CYDXXS18V18, FullFlex™ Synchronous SDR Dual-Port SRAM Document Number: 38-06082				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*C	402238	KGH	SEE ECN	Updated AC Test Load and Waveforms Included FullFlex36 SDR 484-Ball BGA Pinout (Top View) Included FullFlex18 SDR 484-Ball BGA Pinout (Top View) Included Timing Parameter t <sub>CORDY</sub>
*D	458131	YDT	SEE ECN	Changed ordering information with Pb-free part numbers Removed VC_SEL Added IO and core voltage adders Removed references to bin drop for LVTTL/2.5 V LVCMOS and 1.5 V core modes Updated Cin and Cout Updated ICC, ISB1, ISB2 and ISB3 tables Updated busy address read back timing diagram Added HTSL input waveform Removed HSTL (AC) from DC tables Added 484-ball 27 mm × 27 mm × 2.33 mm PBGA package
*E	470031	YDT	SEE ECN	Changed VOL of 1.8 V LVCMOS to 0.45 V Updated tRSF VREF is DNU when HSTL is not used Formatted pin description table Changed VDDIO pins for 36M × 36 and 36M × 18 pinouts Changed 36M × 72 JTAG IDCODE
*F	500001	YDT	SEE ECN	DLL Change, added Clock Input Cycle to Cycle Jitter Modified DLL description Changed Input Capacitance Table Changed tCCS number Added note 31
*G	627539	QSL	SEE ECN	change all NC to DNU corrected switching waveform for (CQEN = High) from both Pipeline and Flot through mode to only pipeline mode Modified master reset description Modified switching characteristics tables, extracted signals effected by the DI into one table and combine all other signals into one table updated package name Added footnote for tHD, tHAC and tSAC changed note 26 description
*H	2505003	VKN / AESA	See ECN	Modified footnote #1 Removed 250 MHz speed bin Added 2-Mbit part and it's related information Changed ball name ZQ1 to DNU for 18M and lesser density devices Added 256-ball (17 × 17 mm) BGA package for 18M Made PORTSTD[1:0] left and right pins driven only by LVTTL reference lev For 1.8 V LVCMOS level, Changed V <sub>IH(min)</sub> from 1.26 V to 0.65 times V <sub>DDIO</sub> and changed V <sub>IL(max)</sub> from 0.36 V to 0.35 times V <sub>DDIO</sub> Changed tHD, tHAC specs for 36M from 0.6 ns/0.7 ns to 0.8 ns (See footnote 32) Updated Ordering Information table



# **Document History Page** (continued)

Oocument Title: CYDXXS72V18/CYDXXS36V18/CYDXXS18V18, FullFlex™ Synchronous SDR Dual-Port SRAM Oocument Number: 38-06082				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*	2898491	RAME	07/01/2010	Modified "Counter Load Operation" section on page 12 and in Table7 on page 13.  Corrected typo in Table 14. by making LowSPD = 0 for t <sub>CD1</sub> spec in the description.  Modified figure 16. on page 30.  Removed inactive parts from Ordering Information.  Updated Packaging Information.  Corrected "Counter Interrupt operation" Section in Page 14 of the data shee Updated ordering information with the parts, CYD02S36V18-200BBC and CYD36S72V18-167BGI.
*J	2995098	RAME	07/28/2010	Updated Ordering Information: Updated part numbers. Added Ordering Code Definitions. Added Acronyms and Units of Measure. Minor edits.
*K	3267210	ADMU	05/26/2011	Removed information for 4Mb devices. Updated Electrical Characteristics on page 21 (Removed 133 MHz speed bin Updated Switching Characteristics on page 25 (Removed 133 MHz speed bin Updated Ordering Information: Updated part numbers.
*L	3357888	ADMU	08/30/2011	Updated Pin configuration Figure 1 through 5. Added Thermal Resistance.
*M	3349458	ADMU	10/28/2011	Minor edits in Figure 5 (removed overbars in balls C5 and C12). Updated Package Diagrams.
*N	3845411	ADMU	01/29/2013	Updated Ordering Information (Updated part numbers). Updated Package Diagrams: spec 001-07825 – Changed revision from *A to *B.
*O	3895845	ADMU	02/05/2013	Updated Ordering Information (Updated part numbers).
*P	4413766	ADMU	06/19/2014	Updated Package Diagrams: spec 51-85218 – Changed revision from *A to *B. Updated to new template.
*Q	4581625	ADMU	11/27/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end.
*R	5787387	NILE	06/27/2017	Updated Ordering Information: Updated part numbers. Updated Package Diagrams: spec 51-85108 – Changed revision from *I to *J. spec 51-85218 – Changed revision from *B to *C. spec 001-07825 – Changed revision from *B to *C. Updated to new template. Completing Sunset Review.
*S	6259481	NILE	07/24/2018	Added a footnote about removal of support to HSTL signalling in these product from WW1830.



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Wireless Connectivity

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic Touch Sensing cypress.com/touch cypress.com/usb **USB Controllers** 

cypress.com/wireless

### PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

#### **Cypress Developer Community**

Community | Projects | Video | Blogs | Training | Components

### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2005–2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure: Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of fany security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or system, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not l

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.