## feATURES

- 2-Channel Simultaneous Sampling ADC
- Serial LVDS Outputs: 1, 2 or 4 Bits per Channel
- 77dB SNR
- 90dB SFDR

■ Low Power: 198mW/146mW/104mW Total

- 99mW/73mW/52mW per Channel
- Single 1.8V Supply
- Selectable Input Ranges: $1 V_{\text {P-p }}$ to $2 V_{\text {P-P }}$
- 550MHz Full-Power Bandwidth S/H
- Shutdown and Nap Modes
- Serial SPI Port for Configuration
- 52-Pin ( $7 \mathrm{~mm} \times 8 \mathrm{~mm}$ ) QFN Package


## APPLICATIONS

- Communications
- Cellular Base Stations
- Software-Defined Radios
- Portable Medical Imaging
- Multi-Channel Data Acquisition
- Nondestructive Testing


## DESCRIPTIOn

The LTC ${ }^{\circledR} 2192 /$ LTC2191/LTC2190 are 2-channel, simultaneous sampling 16-bit A/D converters designed for digitizing high frequency, wide dynamic range signals. They are perfect for demanding communications applications with AC performance that includes 77dB SNR and 90dB spurious free dynamic range (SFDR). Ultralow jitter of 0.07 ps $_{\text {RMS }}$ allows undersampling of IF frequencies with excellent noise performance.

DC specs include $\pm 2$ LSB INL (typ), $\pm 0.5$ LSB DNL (typ) and no missing codes over temperature. The transition noise is $3.3 \mathrm{LSB}_{\text {RMS }}$.

To minimize the number of data lines the digital outputs are serial LVDS. Each channel outputs one bit, two bits or four bits at a time. The LVDS drivers have optional internal termination and adjustable output levels to ensure clean signal integrity.

The ENC ${ }^{+}$and ENC ${ }^{-}$inputs may be driven differentially or single ended with a sine wave, PECL, LVDS, TTL or CMOS inputs. An internal clock duty cycle stabilizer allows high performance at full speed for a wide range of clock duty cycles.

## TYPICAL APPLICATION



2-Tone FFT, $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ and 69 MHz


## absolute maximum ratings

(Notes 1, 2)
Supply Voltages
$V_{D D}, O V_{D D}$ $\qquad$ -0.3 V to 2 V
Analog Input Voltage
$A_{I N^{+}}, A_{I N^{-}}$, PAR/SER, SENSE
(Note 3) $\qquad$ -0.3 V to $(\mathrm{V} \mathrm{DD}+0.2 \mathrm{~V})$
Digital Input Voltage
ENC ${ }^{+}$, ENC ${ }^{-}$, $\overline{\mathrm{CS}}$, SDI, SCK (Note 4)...... -0.3 V to 3.9 V
SDO (Note 4) ........................................... 0.3 V to 3.9 V
Digital Output Voltage ................ -0.3 V to $\left(0 \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}\right)$
Operating Temperature Range
LTC2192C, LTC2191C, LTC2190C. $\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
LTC2192I, LTC2191I, LTC2190I $\qquad$ $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage Temperature Range. $\qquad$ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

## PIn CONFIGURATIOn

| TOP VIEW |  |  |
| :---: | :---: | :---: |
|  |  |  |
|  |  |  |
| $V_{\text {CM1 }}$ |  | OUT1C ${ }^{+}$ |
| GND | [2] | OUT1C ${ }^{-}$ |
| $\mathrm{AlN1+}^{+}$ | 3! | OUT1D ${ }^{+}$ |
| $\mathrm{AlN1}^{-}$ | [4] - | OUT1D ${ }^{-}$ |
| GND | -5] - | DCO ${ }^{+}$ |
| REFH | [-1 | DCO ${ }^{-}$ |
| REFL |  | OV $\mathrm{V}_{\text {d }}$ |
| REFH | - GND | OGND |
| REFL | 9] | $\mathrm{FR}^{+}$ |
| PAR/SER | -10] | FR- |
| $\mathrm{AlN2}^{+}$ | -11] | OUT2A ${ }^{+}$ |
| $\mathrm{AlN2}^{-}$ | -12] | OUT2A ${ }^{-}$ |
| GND | [13] | OUT2B ${ }^{+}$ |
| $V_{\text {CM2 }}$ | [14] ---------------------127 | OUT2B ${ }^{-}$ |
|  |  |  |
|  |  |  |
| UKG PACKAGE <br> 52-LEAD ( $7 \mathrm{~mm} \times 8 \mathrm{~mm}$ ) PLASTIC QFN |  |  |
| $\mathrm{T}_{\mathrm{JMAX}}=150^{\circ} \mathrm{C}, \theta_{\mathrm{JA}}=29^{\circ} \mathrm{C} / \mathrm{W}$ <br> EXPOSED PAD (PIN 53) IS GND, MUST BE SOLDERED TO PCB |  |  |

## ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING* | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LTC2192CUKG\#PBF | LTC2192CUKG\#TRPBF | LTC2192UKG | $52-L e a d ~(7 \mathrm{~mm} \times 8 \mathrm{~mm})$ Plastic QFN | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC2192IUKG\#PBF | LTC2192IUKG\#TRPBF | LTC2192UKG | $52-$ Lead $(7 \mathrm{~mm} \times 8 \mathrm{~mm})$ Plastic QFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC2191CUKG\#PBF | LTC2191CUKG\#TRPBF | LTC2191UKG | $52-$ Lead $(7 \mathrm{~mm} \times 8 \mathrm{~mm})$ Plastic QFN | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC2191IUKG\#PBF | LTC2191IUKG\#TRPBF | LTC2191UKG | $52-$ Lead $(7 \mathrm{~mm} \times 8 \mathrm{~mm})$ Plastic QFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC2190CUKG\#PBF | LTC2190CUKG\#TRPBF | LTC2190UKG | $52-$ Lead $(7 \mathrm{~mm} \times 8 \mathrm{~mm})$ Plastic QFN | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC2190IUKG\#PBF | LTC2190IUKG\#TRPBF | LTC2190UKG | $52-$ Lead $(7 \mathrm{~mm} \times 8 \mathrm{~mm})$ Plastic QFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

[^0]CONV $\boldsymbol{R}^{2} T \in \mathbb{R}$ CHARACTERISTICS The e denotes the speciications which apply vere the tull operating
temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 5)

| PARAMETER | CONDITIONS |  | LTC2192 |  |  | LTC2191 |  |  | LTC2190 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Resolution (No Missing Codes) |  | $\bullet$ | 16 |  |  | 16 |  |  | 16 |  |  | Bits |
| Integral Linearity Error | Differential Analog Input (Note 6) | $\bullet$ | -6 | $\pm 2$ | 6 | -6 | $\pm 2$ | 6 | -6 | $\pm 2$ | 6 | LSB |
| Differential Linearity Error | Differential Analog Input | $\bullet$ | -0.9 | $\pm 0.5$ | 0.9 | -0.9 | $\pm 0.5$ | 0.9 | -0.9 | $\pm 0.5$ | 0.9 | LSB |
| Offset Error | (Note 7) | $\bullet$ | -7 | $\pm 1.5$ | 7 | -7 | $\pm 1.5$ | 7 | -7 | $\pm 1.5$ | 7 | mV |
| Gain Error | Internal Reference External Reference | $\bullet$ | -1.7 | $\begin{aligned} & \pm 1.5 \\ & -0.4 \end{aligned}$ | 0.9 | -1.7 | $\begin{aligned} & \pm 1.5 \\ & -0.4 \end{aligned}$ | 0.9 | -1.7 | $\begin{aligned} & \pm 1.5 \\ & -0.4 \end{aligned}$ | 0.9 | $\begin{aligned} & \% \text { FS } \\ & \% F S \end{aligned}$ |
| Offset Drift |  |  |  | $\pm 10$ |  |  | $\pm 10$ |  |  | $\pm 10$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Full-Scale Drift | Internal Reference External Reference |  |  | $\begin{aligned} & \pm 30 \\ & \pm 10 \end{aligned}$ |  |  | $\begin{aligned} & \pm 30 \\ & \pm 10 \end{aligned}$ |  |  | $\begin{aligned} & \pm 30 \\ & \pm 10 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| Gain Matching |  |  |  | $\pm 0.3$ |  |  | $\pm 0.3$ |  |  | $\pm 0.3$ |  | \%FS |
| Offset Matching |  |  |  | $\pm 1.5$ |  |  | $\pm 1.5$ |  |  | $\pm 1.5$ |  | mV |
| Transition Noise |  |  |  | 3.3 |  |  | 3.3 |  |  | 3.2 |  | LSB $_{\text {RMS }}$ |

A คALOG InPUT The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 5 )

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}$ | Analog Input Range ( $\mathrm{AIN}^{+-} \mathrm{A}_{\text {IN }}{ }^{-}$) | $1.7 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}<1.9 \mathrm{~V}$ | $\bullet$ |  | 1 to 2 |  | VP-P |
| $\mathrm{V}_{\text {In(CM) }}$ | Analog Input Common Mode ( $\mathrm{AIN}^{+}+\mathrm{A}_{\text {IN }}$ )/2 | Differential Analog Input (Note 8) | $\bullet$ | 0.7 | $\mathrm{V}_{\text {CM }}$ | 1.25 | V |
| $\mathrm{V}_{\text {SENSE }}$ | External Voltage Reference Applied to SENSE | External Reference Mode | $\bullet$ | 0.625 | 1.250 | 1.300 | V |
| IINCM | Analog Input Common Mode Current | Per Pin, 65Msps Per Pin, 40Msps Per Pin, 25Msps |  |  | $\begin{aligned} & 104 \\ & 64 \\ & 40 \end{aligned}$ |  | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\underline{1 / 11}$ | Analog Input Leakage Current (No Encode) | $0<A_{I N}+, A_{I N}-<V_{D D}$ | $\bullet$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| $\underline{1 / 12}$ | PAR/ $\overline{\text { SER }}$ Input Leakage Current | $0<\mathrm{PAR} / \overline{\mathrm{SER}}<\mathrm{V}_{\text {DD }}$ | $\bullet$ | -3 |  | 3 | $\mu \mathrm{A}$ |
| $\underline{\text { l\|N3 }}$ | SENSE Input Leakage Current | 0.625 V < SENSE < 1.3 V | $\bullet$ | -6 |  | 6 | $\mu \mathrm{A}$ |
| $t_{\text {AP }}$ | Sample-and-Hold Acquisition Delay Time |  |  |  | 0 |  | ns |
| $\mathrm{t}_{\text {IITER }}$ | Sample-and-Hold Acquisition Delay Jitter | Single-Ended Encode Differential Encode |  |  | $\begin{aligned} & 0.07 \\ & 0.09 \end{aligned}$ |  | $\begin{aligned} & \text { pS } \mathrm{S}_{\mathrm{RMS}} \\ & \mathrm{p} \mathrm{~S}_{\mathrm{RMS}} \end{aligned}$ |
| CMRR | Analog Input Common Mode Rejection Ratio |  |  |  | 80 |  | dB |
| BW-3B | Full-Power Bandwidth | Figure 6 Test Circuit |  |  | 550 |  | MHz |

DYПAMIC ACCURACY The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{A}_{I N}=-1 \mathrm{dBFS}$. (Note 5 )

| SYMBOL | PARAMETER | CONDITIONS |  | LTC2192 |  |  | LTC2191 |  |  | LTC2190 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| SNR | Signal-to-Noise Ratio | 5MHz Input 30MHz Input 70MHz Input 140MHz Input | $\bullet$ | 75.3 | $\begin{gathered} 77 \\ 76.9 \\ 76.8 \\ 76.3 \end{gathered}$ |  | 75.2 | $\begin{aligned} & 76.9 \\ & 76.8 \\ & 76.7 \\ & 76.2 \end{aligned}$ |  | 75.6 | $\begin{gathered} 77.1 \\ 77 \\ 76.9 \\ 76.4 \end{gathered}$ |  | dBFS <br> dBFS <br> dBFS <br> dBFS |
| $\overline{\text { SFDR }}$ | Spurious Free Dynamic Range 2nd Harmonic | 5MHz Input 30MHz Input 70MHz Input 140MHz Input | $\bullet$ | 83 | $\begin{aligned} & 90 \\ & 90 \\ & 89 \\ & 84 \end{aligned}$ |  | 83 | $\begin{aligned} & 90 \\ & 90 \\ & 89 \\ & 84 \end{aligned}$ |  | 83 | $\begin{aligned} & 90 \\ & 90 \\ & 89 \\ & 84 \end{aligned}$ |  | dBFS <br> dBFS <br> dBFS <br> dBFS |
|  | Spurious Free Dynamic Range 3rd Harmonic | 5MHz Input 30MHz Input 70MHz Input 140MHz Input | $\bullet$ | 84 | $\begin{aligned} & 90 \\ & 90 \\ & 89 \\ & 84 \end{aligned}$ |  | 84 | $\begin{aligned} & 90 \\ & 90 \\ & 89 \\ & 84 \end{aligned}$ |  | 84 | $\begin{aligned} & 90 \\ & 90 \\ & 89 \\ & 84 \end{aligned}$ |  | dBFS <br> dBFS <br> dBFS <br> dBFS |
|  | Spurious Free Dynamic Range 4th Harmonic or Higher | 5MHz Input 30MHz Input 70MHz Input 140MHz Input | $\bullet$ | 89 | $\begin{aligned} & 95 \\ & 95 \\ & 95 \\ & 95 \end{aligned}$ |  | 89 | $\begin{aligned} & 95 \\ & 95 \\ & 95 \\ & 95 \end{aligned}$ |  | 89 | $\begin{aligned} & 95 \\ & 95 \\ & 95 \\ & 95 \end{aligned}$ |  | dBFS <br> dBFS <br> dBFS <br> dBFS |
| $\overline{S /(N+D)}$ | Signal-to-Noise Plus Distortion Ratio | 5MHz Input 30MHz Input 70MHz Input 140MHz Input | $\bullet$ |  | $\begin{aligned} & 76.8 \\ & 76.7 \\ & 76.4 \\ & 76.3 \end{aligned}$ |  |  | $\begin{aligned} & 76.7 \\ & 76.6 \\ & 76.3 \\ & 75.2 \end{aligned}$ |  | 75 | 76.9 76.8 76.5 76.4 |  | dBFS <br> dBFS <br> dBFS <br> dBFS |
|  | Crosstalk | 10MHz Input |  |  | -110 |  |  | -110 |  |  | -110 |  | dBc |

 operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 5)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CM }}$ Output Voltage | $\mathrm{I}_{\text {OUT }}=0$ | $0.5 \bullet \mathrm{~V}_{\mathrm{DD}}-25 \mathrm{mV}$ | $0.5 \cdot V_{D D}$ | $0.5 \bullet V_{D D}+25 \mathrm{mV}$ | V |
| $\mathrm{V}_{\text {CM }}$ Output Temperature Drift |  |  | $\pm 25$ |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {CM }}$ Output Resistance | $-600 \mu \mathrm{~A}<\mathrm{I}_{\text {OUT }}<1 \mathrm{~mA}$ |  | 4 |  | $\Omega$ |
| $\mathrm{V}_{\text {REF }}$ Output Voltage | $\mathrm{I}_{\text {OUT }}=0$ | 1.225 | 1.250 | 1.275 | V |
| $V_{\text {REF }}$ Output Temperature Drift |  |  | $\pm 25$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| VREF Output Resistance | $-400 \mu \mathrm{~A}<\mathrm{I}_{\text {OUT }}<1 \mathrm{~mA}$ |  | 7 |  | $\Omega$ |
| $\mathrm{V}_{\text {REF }}$ Line Regulation | $1.7 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}<1.9 \mathrm{~V}$ |  | 0.6 |  | $\mathrm{mV} / \mathrm{V}$ |

DIGITAL InPUTS A temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 5)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ENCODE INPUTS (ENC+, ENC ${ }^{-}$) |  |  |  |  |  |  |  |
| Differential Encode Mode (ENC- Not Tied to GND) |  |  |  |  |  |  |  |
| $V_{\text {ID }}$ | Differential Input Voltage | (Note 8) | $\bullet$ | 0.2 |  |  | V |
| VICM | Common Mode Input Voltage | Internally Set Externally Set (Note 8) | $\bullet$ | 1.1 | 1.2 | 1.6 | V |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage Range | ENC ${ }^{+}$, ENC ${ }^{-}$to GND (Note 8) | $\bullet$ | 0.2 |  | 3.6 | V |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance | See Figure 10 |  |  | 10 |  | k $\Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | (Note 8) |  |  | 3.5 |  | pF |

DIGITAL InPUTS AחD OUTPUTS The • denotes the speciifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 5)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Single-Ended Encode Mode (ENC- Tied to GND) |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ | $\bullet$ | 1.2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage | $V_{D D}=1.8 \mathrm{~V}$ | $\bullet$ |  |  | 0.6 | V |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage Range | ENC+ to GND | $\bullet$ | 0 |  | 3.6 | V |
| $\underline{\mathrm{R}_{\text {IN }}}$ | Input Resistance | See Figure 11 |  |  | 30 |  | k $\Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | (Note 8) |  |  | 3.5 |  | pF |

DIGITAL INPUTS ( $\overline{C S}$, SDI, SCK in Serial or Parallel Programming Mode. SDO in Parallel Programming Mode)

| $V_{I H}$ | High Level Input Voltage | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ | $\bullet$ | 1.3 | V |
| :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low Level Input Voltage | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ | $\bullet$ |  | 0.6 |
| $\mathrm{I}_{\text {IN }}$ | Input Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ to 3.6 V | $\bullet$ | -10 | V |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | (Note 8) |  | 10 | $\mu \mathrm{~A}$ |

## SDO OUTPUT (Serial Programming Mode. Open-Drain Output. Requires 2k Pull-Up Resistor if SDO is Used)

| $\mathrm{R}_{0 \mathrm{~L}}$ | Logic Low Output Resistance to GND | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}, \mathrm{SDO}=0 \mathrm{~V}$ |  | 200 |  |
| :--- | :--- | :--- | :--- | :--- | ---: |
| $\mathrm{I}_{\text {OH }}$ | Logic High Output Leakage Current | $\mathrm{SDO}=0 \mathrm{~V}$ to 3.6 V | $\bullet$ | -10 | $\Omega$ |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | (Note 8) |  |  | 3 |

## DIGITAL DATA OUTPUTS

| $V_{\text {OD }}$ | Differential Output Voltage | $100 \Omega$ Differential Load, 3.5 mA Mode | $\bullet$ | 247 | 350 | 454 |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
|  |  | $100 \Omega$ Differential Load, 1.75 mA Mode | $\bullet \bullet$ | 125 | 175 | 250 |
| $V_{\text {OS }}$ | Common Mode Output Voltage | $100 \Omega$ Differential Load, 3.5 mA Mode | $\bullet$ | 1.125 | 1.250 | 1.375 |
|  |  | $100 \Omega$ Differential Load, 1.75 mA Mode | $\bullet$ | 1.125 | 1.250 | 1.375 |
| $R_{\text {TERM }}$ | On-Chip Termination Resistance | Termination Enabled, OV $\mathrm{DD}=1.8 \mathrm{~V}$ |  |  | 100 | V |

## POUER REQUREME円TS The • denotes the specifications which apply over the full operating temperature

range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 9)

|  |  |  |  |  | TC2192 |  |  | C219 |  |  | TC219 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| $V_{D D}$ | Analog Supply Voltage | (Note 10) | $\bullet$ | 1.7 | 1.8 | 1.9 | 1.7 | 1.8 | 1.9 | 1.7 | 1.8 | 1.9 | V |
| $\underline{O} V_{D D}$ | Output Supply Voltage | (Note 10) | $\bullet$ | 1.7 | 1.8 | 1.9 | 1.7 | 1.8 | 1.9 | 1.7 | 1.8 | 1.9 | V |
| IVDD | Analog Supply Current | Sine Wave Input | $\bullet$ |  | 99 | 109 |  | 72 | 80 |  | 49 | 56 | mA |
| IOVDD | Digital Supply Current | 1-Lane Mode, 1.75mA Mode <br> 1-Lane Mode, 3.5mA Mode <br> 2-Lane Mode, 1.75 mA Mode <br> 2-Lane Mode, 3.5mA Mode <br> 4-Lane Mode, 1.75 mA Mode <br> 4-Lane Mode, 3.5mA Mode |  |  | $\begin{aligned} & 10.2 \\ & 17.6 \\ & 13.6 \\ & 24.7 \\ & 21.1 \\ & 39.6 \end{aligned}$ | $\begin{aligned} & 17 \\ & 30 \\ & 25 \\ & 47 \end{aligned}$ |  | $\begin{gathered} \hline 9.2 \\ 16.6 \\ 12.8 \\ 23.9 \\ 20.3 \\ 38.8 \end{gathered}$ | $\begin{aligned} & 16 \\ & 29 \\ & 25 \\ & 47 \end{aligned}$ |  | $\begin{gathered} \hline 8.7 \\ 16.1 \\ 12.3 \\ 23.4 \\ 19.9 \\ 38.4 \end{gathered}$ | $\begin{aligned} & 16 \\ & 29 \\ & 25 \\ & 47 \end{aligned}$ | mA mA mA mA mA mA |
| $\mathrm{P}_{\text {DISS }}$ | Power Dissipation | 1-Lane Mode, 1.75 mA Mode <br> 1-Lane Mode, 3.5mA Mode <br> 2-Lane Mode, 1.75mA Mode <br> 2-Lane Mode, 3.5mA Mode <br> 4-Lane Mode, 1.75 mA Mode <br> 4-Lane Mode, 3.5mA Mode | $\bullet$ |  | $\begin{aligned} & 198 \\ & 211 \\ & 203 \\ & 223 \\ & 217 \\ & 250 \end{aligned}$ | $\begin{aligned} & 227 \\ & 251 \\ & 242 \\ & 281 \end{aligned}$ |  | $\begin{aligned} & 146 \\ & 159 \\ & 152 \\ & 172 \\ & 166 \\ & 199 \end{aligned}$ | $\begin{aligned} & 173 \\ & 197 \\ & 189 \\ & 229 \end{aligned}$ |  | $\begin{aligned} & 104 \\ & 118 \\ & 111 \\ & 131 \\ & 124 \\ & 158 \end{aligned}$ | $\begin{aligned} & 130 \\ & 153 \\ & 146 \\ & 186 \end{aligned}$ | mW <br> mW <br> mW <br> mW <br> mW <br> mW |
| $\mathrm{P}_{\text {SLEEP }}$ | Sleep Mode Power |  |  | 1 |  |  | 1 |  |  | 1 |  |  | mW |
| $\mathrm{P}_{\text {NAP }}$ | Nap Mode Power |  |  | 50 |  |  | 50 |  |  | 50 |  |  | mW |
| PDIFFCLK | Power Increase with Diffential Encode Mode Enabled (No Increase for Sleep Mode) |  |  | 20 |  |  | 20 |  |  | 20 |  |  | mW |

TIMING CHARACTERISTICS The odentes the speifiltations which apply ver the tull opeating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 5)

| SYMBOL | PARAMETER | CONDITIONS |  | LTC2192 |  |  | LTC2191 |  |  | LTC2190 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{f}_{\text {S }}$ | Sampling Frequency | (Notes 10, 11) | $\bullet$ | 5 |  | 65 | 5 |  | 40 | 5 |  | 25 | MHz |
| $\mathrm{t}_{\text {ENCL }}$ | ENC Low Time (Note 8) | Duty Cycle Stabilizer Off Duty Cycle Stabilizer On | $\bullet$ | $\begin{gathered} 7.3 \\ 2 \end{gathered}$ | $\begin{aligned} & 7.69 \\ & 7.69 \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{gathered} 11.88 \\ 2 \end{gathered}$ | $\begin{aligned} & 12.5 \\ & 12.5 \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{gathered} 19 \\ 2 \end{gathered}$ | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | ns |
| $\mathrm{t}_{\text {ENCH }}$ | ENC High Time (Note 8) | Duty Cycle Stabilizer Off Duty Cycle Stabilizer On |  | $\begin{gathered} 7.3 \\ 2 \end{gathered}$ | $\begin{aligned} & 7.69 \\ & 7.69 \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{gathered} 11.88 \\ 2 \end{gathered}$ | $\begin{aligned} & 12.5 \\ & 12.5 \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{gathered} 19 \\ 2 \end{gathered}$ | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | ns |
| $t_{\text {AP }}$ | Sample-and-Hold Acquistion Delay Time |  |  |  | 0 |  |  | 0 |  |  | 0 |  | ns |
| SYMBOL | PARAMETER | CONDITIONS |  |  | MIN |  |  | TYP |  |  | MAX |  | UNITS |

Digital Data Outputs ( $\mathrm{R}_{\text {TERM }}=100 \Omega$ Differential, $\mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}$ to GND On Each Output)

| ${ }_{\text {tSER }}$ | Serial Data Bit Period | $\begin{array}{\|l\|} \hline \text { 4-Lane Output Mode } \\ \text { 2-Lane Output Mode } \\ \text { 1-Lane Output Mode } \end{array}$ |  |  | $\begin{gathered} 1 /\left(4 \bullet f_{\mathrm{S}}\right) \\ 1 /\left(8 \bullet f_{\mathrm{S}}\right) \\ 1 /\left(16 \bullet f_{\mathrm{S}}\right) \end{gathered}$ |  | Sec |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {frame }}$ | FR to DCO Delay | (Note 8) | $\bullet$ | $0.35 \cdot{ }_{\text {t }}^{\text {SER }}$ | 0.5 • SER $^{\text {S }}$ | 0.65 • $\mathrm{t}_{\text {SER }}$ | Sec |
| $t_{\text {DATA }}$ | Data to DCO Delay | (Note 8) | $\bullet$ | $0.35 \cdot{ }_{\text {SER }}$ | 0.5 • $\mathrm{SER}^{\text {S }}$ | 0.65 • ter | Sec |
| tPD | Propagation Delay | (Note 8) | $\bullet$ | $0.7 \mathrm{n}+2 \cdot \mathrm{t}_{\text {SER }}$ | $1.1 \mathrm{n}+2 \cdot \mathrm{t}_{\text {SER }}$ | $1.5 n+2 \cdot t_{\text {SER }}$ | Sec |
| $\mathrm{t}_{\mathrm{r}}$ | Output Rise Time | Data, DCO, FR, 20\% to 80\% |  |  | 0.17 |  | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Output Fall Time | Data, DCO, FR, 20\% to 80\% |  |  | 0.17 |  | ns |
|  | DCO Cycle-Cycle Jitter | $\mathrm{t}_{\text {SER }}=1 \mathrm{~ns}$ |  |  | 60 |  | PSp-p |
|  | Pipeline Latency |  |  |  | 7 |  | Cycles |

SPI Port Timing (Note 8)

| $\mathrm{t}_{\text {SCK }}$ | SCK Period | Write Mode Readback Mode, $C_{S D O}=20 \mathrm{pF}$, RPULLUP $=2 \mathrm{k}$ | $\bullet$ | $\begin{gathered} 40 \\ 250 \end{gathered}$ |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {S }}$ | $\overline{\text { CS-to-SCK Setup Time }}$ |  | $\bullet$ | 5 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | SCK-to-C̄S Setup Time |  | $\bullet$ | 5 |  | ns |
| $t_{\text {DS }}$ | SDI Setup Time |  | $\bullet$ | 5 |  | ns |
| $\mathrm{t}_{\text {DH }}$ | SDI Hold Time |  | $\bullet$ | 5 |  | ns |
| $\mathrm{t}_{\mathrm{DO}}$ | SCK Falling to SDO Valid | Readback Mode, $\mathrm{C}_{\text {SDO }}=20 \mathrm{pF}, \mathrm{R}_{\text {PULLUP }}=2 \mathrm{k}$ | $\bullet$ |  | 125 | ns |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: All voltage values are with respect to GND with GND and OGND shorted (unless otherwise noted).
Note 3: When these pin voltages are taken below GND or above $V_{D D}$, they will be clamped by internal diodes. This product can handle input currents of greater than 100 mA below $G N D$ or above $V_{D D}$ without latchup.
Note 4: When these pin voltages are taken below GND they will be clamped by internal diodes. When these pin voltages are taken above $V_{D D}$ they will not be clamped by internal diodes. This product can handle input currents of greater than 100 mA below GND without latchup.
Note 5: $\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}_{\mathrm{DD}}=1.8 \mathrm{~V}, \mathrm{f}_{\text {SAMPLE }}=65 \mathrm{MHz}$ (LTC2192), 40 MHz (LTC2191), or 25MHz (LTC2190), 2-lane output mode, differential ENC $^{+} /$ENC $^{-}=2 \mathrm{~V}_{\text {P-p }}$ sine wave, input range $=2 \mathrm{~V}_{\mathrm{P}-\mathrm{p}}$ with differential drive, unless otherwise noted.

Note 6: Integral nonlinearity is defined as the deviation of a code from a best fit straight line to the transfer curve. The deviation is measured from the center of the quantization band.
Note 7: Offset error is the offset voltage measured from -0.5 LSB when the output code flickers between 0000000000000000 and 11111111 11111111 in 2's complement output mode.
Note 8: Guaranteed by design, not subject to test.
Note 9: $\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}_{\mathrm{DD}}=1.8 \mathrm{~V}, \mathrm{f}_{\mathrm{SAMPLE}}=65 \mathrm{MHz}$ (LTC2192),
40 MHz (LTC2191), or 25MHz (LTC2190), 2-lane output mode,
$\mathrm{ENC}^{+}=$single-ended 1.8 V square wave, $\mathrm{ENC}^{-}=0 \mathrm{~V}$, input range $=2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ with differential drive, unless otherwise noted. The supply current and power dissipation specifications are totals for the entire IC, not per channel.
Note 10: Recommended operating conditions.
Note 11: The maximum sampling frequency depends on the speed grade of the part and also which serialization mode is used. The maximum serial data rate is 1000 Mbps , so $\mathrm{t}_{\text {SER }}$ must be greater than or equal to 1 ns .

## timing DIAGRAmS



2-Lane Output Mode


## timing diagrams

1-Lane Output Mode


SPI Port Timing (Write Mode)

SDO $\longrightarrow$ HIGH IMPEDANCE

## TYPICAL PERFORMANCE CHARACTERISTICS



LTC2192: 64k Point FFT, $\mathrm{f}_{\mathrm{IN}}=30 \mathrm{MHz},-1 \mathrm{dBFS}, 65 \mathrm{Msps}$


LTC2192: 64k Point 2-Tone FFT, $\mathrm{f}_{\mathrm{IN}}=69 \mathrm{MHz}, 70 \mathrm{MHz},-7 \mathrm{dBFS}$, 65Msps


LTC2192: Differential
Nonlinearity (DNL)


LTC2192: 64k Point FFT,
$\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz},-1 \mathrm{dBFS}, 65 \mathrm{Msps}$


LTC2192: Shorted Input Histogram


LTC2192: 64k Point FFT,
$\mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz},-1 \mathrm{dBFS}, 65 \mathrm{Msps}$


LTC2192: 64k Point FFT, $\mathrm{f}_{\mathrm{N}}=140 \mathrm{MHz},-1 \mathrm{dBFS}, 65 \mathrm{Msps}$


LTC2192: SNR vs Input Frequency, -1dBFS, 65Msps, 2V Range


LTC2192: 2nd, 3rd Harmonic vs Input Frequency, -1dBFS, 65Msps, 2V Range


LTC2192: IVdD vs Sample Rate, 5 MHz , -1dBFS Sine Wave on Each Channel


219210 G13
LTC2191: Integral Nonlinearity (INL)


LTC2192: 2nd, 3rd Harmonic vs
Input Frequency, -1dBFS, 65Msps, 1V Range


LTC2192: I Iovdd vs Sample Rate, $5 \mathrm{MHz},-1 \mathrm{dBFS}$ Sine Wave on Each Input


219210 G14
LTC2191: Differential
Nonlinearity (DNL)


LTC2192: SFDR vs Input Level, $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}, 65 \mathrm{Msps}, 2 \mathrm{~V}$ Range


LTC2192: SNR vs SENSE, $\mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz},-1 \mathrm{dBFS}$


## LTC2191: 64k Point FFT,

 $\mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz},-1 \mathrm{dBFS}, 40 \mathrm{Msps}$

## TYPICAL PERFORMANCE CHARACTERISTICS



LTC2191: 64k Point 2-Tone FFT, $\mathrm{f}_{\mathrm{IN}}=69 \mathrm{MHz}, 70 \mathrm{MHz},-7 \mathrm{dBFS}$, 40Msps


LTC2191: 2nd, 3rd Harmonic vs Input Frequency, -1dBFS, 40Msps, 2V Range


LTC2191: 64k Point FFT,
$\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz},-1 \mathrm{dBFS}, 40 \mathrm{Msps}$


LTC2191: Shorted Input Histogram


LTC2191: 2nd, 3rd Harmonic vs Input Frequency, -1dBFS, 40Msps, 1V Range


LTC2191: 64k Point FFT, $\mathrm{f}_{\mathrm{IN}}=140 \mathrm{MHz},-1 \mathrm{dBFS}, 40 \mathrm{Msps}$


LTC2191: SNR vs Input Frequency, -1dBFS, 40Msps, 2V Range


LTC2191: SFDR vs Input Level, $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}, 40 \mathrm{Msps}, 2 \mathrm{~V}$ Range



LTC2190: Integral Nonlinearity (INL)


## LTC2190: 64k Point FFT,

$\mathrm{f}_{\mathrm{IN}}=30 \mathrm{MHz},-1 \mathrm{dBFS}, 25 \mathrm{Msps}$


LTC2191: I Iovdd vs Sample Rate, 5 MHz , -1dBFS Sine Wave on Each Input


LTC2190: Differential Nonlinearity (DNL)


LTC2190: 64k Point FFT,
$\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz},-1 \mathrm{dBFS}, 25 \mathrm{Msps}$


LTC2191: SNR vs SENSE, $\mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz},-1 \mathrm{dBFS}$


LTC2190: 64k Point FFT,
$\mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz},-1 \mathrm{dBFS}, 25 \mathrm{Msps}$


LTC2190: 64k Point FFT, $\mathrm{f}_{\mathrm{IN}}=140 \mathrm{MHz},-1 \mathrm{dBFS}, 25 \mathrm{Msps}$


## TYPICAL PERFORMANCE CHARACTERISTICS

LTC2190: 64k Point, 2-Tone FFT, $\mathrm{f}_{\mathrm{IN}}=69 \mathrm{MHz}, 70 \mathrm{MHz},-7 \mathrm{dBFS}$, 25Msps


LTC2190: 2nd, 3rd Harmonic vs Input Frequency, -1dBFS, 25Msps, 2V Range


LTC2190: IvDD vs Sample Rate, 5 MHz , -1dBFS Sine Wave Input on Each Channel


LTC2190: Shorted Input Histogram


LTC2190: 2nd, 3rd Harmonic vs Input Frequency, -1dBFS, 25Msps, 1V Range


LTC2190: Iovdd vs Sample Rate, $5 \mathrm{MHz},-1 \mathrm{dBFS}$ Sine Wave on Each Input


LTC2190: SNR vs Input Frequency, -1dBFS, 25Msps, 2V Range


LTC2190: SFDR vs Input Level, $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}, 25 \mathrm{Msps}, 2 \mathrm{~V}$ Range

$219210 \mathrm{G42}$

LTC2190: SNR vs SENSE, $\mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz},-1 \mathrm{dBFS}$


## PIn functions

$V_{\text {CM1 }}$ (Pin1): Common Mode Bias Output, Nominally Equal to $\mathrm{V}_{\mathrm{DD}} / 2$. $\mathrm{V}_{\mathrm{CM} 1}$ should be used to bias the common mode of the analog inputs of channel 1 . Bypass to ground with a $0.1 \mu \mathrm{~F}$ ceramic capacitor.

GND (Pins 2, 5, 13, 22, 45, 47, 49, Exposed Pad Pin 53): ADC Power Ground. The exposed pad must be soldered to the PCB ground.
AIN1+ (Pin 3): Channel 1 Positive Differential Analog Input.
$A_{\text {IN1 }}$ (Pin 4): Channel 1 Negative Differential Analog Input.
REFH (Pins 6, 8): ADC High Reference. See the Reference section in the Applications Information for recommended bypassing circuits for REFH and REFL.
REFL (Pins 7, 9): ADC Low Reference. See the Reference section in the Applications Information for recommended bypassing circuits for REFH and REFL.
PAR/SER (Pin 10): Programming Mode Selection Pin. Connect to ground to enable the serial programming mode. $\overline{\mathrm{CS}}, \mathrm{SCK}, \mathrm{SDI}, \mathrm{SDO}$ become a serial interface that control the $A / D$ operating modes. Connect to $V_{D D}$ to enable the parallel programming mode where $\overline{\mathrm{CS}}, \mathrm{SCK}, \mathrm{SDI}, \mathrm{SDO}$ become parallel logic inputs that control a reduced set of the A/D operating modes. PAR/ $\overline{S E R}$ should be connected directly to ground or the $V_{D D}$ of the part and not be driven by a logic signal.
$A_{\text {IN2+ }}$ (Pin 11): Channel 2 Positive Differential Analog Input.
AIN2- (Pin 12): Channel 2 Negative Differential Analog Input.
$V_{\text {CM2 }}$ (Pin 14): Common Mode Bias Output, Nominally Equal to $\mathrm{V}_{\mathrm{DD}} / 2$. $\mathrm{V}_{\mathrm{CM} 2}$ should be used to bias the common mode of the analog inputs of channel 2. Bypass to ground with a $0.1 \mu \mathrm{~F}$ ceramic capacitor.

VDD (Pins 15, 16, 51, 52): Analog Power Supply, 1.7V to 1.9 V . Bypass to ground with $0.1 \mu \mathrm{~F}$ ceramic capacitors. Adjacent pins can share a bypass capacitor.

ENC ${ }^{+}$(Pin 17): Encode Input. Conversion starts on the rising edge.
ENC- (Pin 18): Encode Complement Input. Conversion starts on the falling edge. Tie to GND for single-ended encode mode.
$\overline{\mathrm{CS}}$ (Pin 19): In serial programming mode, $(\mathrm{PAR} / \overline{\mathrm{SER}}=$ $0 \mathrm{~V}), \overline{\mathrm{CS}}$ is the serial interface chip select input. When $\overline{\mathrm{CS}}$ is low, SCK is enabled for shifting data on SDI into the mode control registers. In the parallel programming mode (PAR/ $\left.\overline{\mathrm{SER}}=\mathrm{V}_{\mathrm{DD}}\right), \overline{\mathrm{CS}}$ along with SCK selects $1-$, 2- or 4-lane output mode (see Table 3). $\overline{\text { CS }}$ can be driven with 1.8 V to 3.3 V logic.
SCK (Pin 20): In serial programming mode, (PAR/ $\overline{\mathrm{SER}}=$ 0 V ), SCK is the serial interface clock input. In the parallel programming mode (PAR/SER $\left.=V_{D D}\right)$, SCK along with $\overline{C S}$ selects 1-, 2- or 4-lane output mode (see Table 3). SCK can be driven with 1.8 V to 3.3 V Iogic.

SDI (Pin 21): In Serial Programming Mode, (PAR/ $\overline{\text { SER }}=$ OV), SDI is the Serial Interface Data Input. Data on SDI is clocked into the mode control registers on the rising edge of SCK. In the parallel programming pode (PAR/SER $\left.=V_{D D}\right)$, SDI can be used to power down the part. SDI can be driven with 1.8 V to 3.3 V logic.
OGND (Pin 33): Output Driver Ground. This pin must be shorted to the ground plane by a very low inductance path. Use multiple vias close to the pin.

OV ${ }_{\text {DD }}$ (Pin 34): Output Driver Supply. Bypass to ground with a $0.1 \mu \mathrm{~F}$ ceramic capacitor.
SDO (Pin 46): In serial programming mode, (PAR/ $\overline{\mathrm{SER}}$ $=0 \mathrm{~V}$ ), SDO is the optional serial interface data output. Data on SDO is read back from the mode control registers and can be latched on the falling edge of SCK. SDO is an open-drain NMOS output that requires an external 2 k pull-up resistor to 1.8 V to 3.3 V . If read back from the mode control registers is not needed, the pull-up resistor is not necessary and SDO can be left unconnected. In the parallel programming mode ( $\mathrm{PAR} / \overline{\mathrm{SER}}=\mathrm{V}_{\mathrm{DD}}$ ), SDO selects 3.5 mA or 1.75 mA LVDS output currents. When used as an input, SDO can be driven with 1.8 V to 3.3 V logic through a 1 k series resistor.

## PIn functions

VREF (Pin 48): Reference Voltage Output. Bypass to ground with a $2.2 \mu \mathrm{~F}$ ceramic capacitor. The reference output is nominally 1.25 V .

SENSE (Pin50): Reference Programming Pin. Connecting SENSE to $V_{D D}$ selects the internal reference and $a \pm 1 \mathrm{~V}$ input range. Connecting SENSE to ground selects the internal reference and a $\pm 0.5 \mathrm{~V}$ input range. An external reference between 0.625 V and 1.3 V applied to SENSE selects an input range of $\pm 0.8 \bullet V_{\text {SENSE }}$.

## LVDS Outputs

The following pins are differential LVDS outputs. The output current level is programmable. There is an optional internal $100 \Omega$ termination resistor between the pins of each LVDS output pair.

OUT2D/OUT2D ${ }^{+}$, OUT2C$/{ }^{-}$OUT2C ${ }^{+}$, OUT2B ${ }^{-} /$OUT2B $^{+}$, OUT2A ${ }^{-} /$OUT2A $^{+}$(Pins 23/24, 25/26, 27/28, 29/30): Serial Data Outputs for Channel 2. In 1-lane output mode only OUT2A ${ }^{-} / 0 \mathrm{UT} 2 A^{+}$are used. In 2-Lane output mode only OUT2 $^{-} /$OUT2A $^{+}$and OUT2B ${ }^{-} /$OUT2B $^{+}$are used.

FR$^{-} /$FR $^{+}$(Pins 31/32): Frame Start Outputs.
DCO ${ }^{-/}$DCO $^{+}$(Pins 35/36): Data Clock Outputs.
OUT1D/OUT1D+, OUT1C/OUT1C+, OUT1B/OUT1B+ ${ }^{+}$, OUT1A ${ }^{-} / 0 U T 1 A^{+}$(Pins 37/38, 39/40, 41/42, 43/44): Serial Data Outputs for Channel 1. In 1-lane output mode only OUT1A ${ }^{-} / 0 \mathrm{UT} 1 A^{+}$are used. In 2-lane output mode only OUT1A ${ }^{-} / 0 U T 1 A^{+}$and OUT1B ${ }^{-} / 0 U T 1 B^{+}$are used.

15

LTC2192
LTC2191/LTC2190
fUnCTIONAL BLOCK DIAGRAM


Figure 1. Functional Block Diagram

## APPLICATIONS INFORMATION

## CONVERTER OPERATION

The LTC2192/LTC2191/LTC2190 are low power, 2-channel, 16-bit, 65/40/25Msps A/D converters that are powered by a single 1.8 V supply. The analog inputs should be driven differentially. The encode input can be driven differentially or single ended for lower power consumption. To minimize the number of data lines the digital outputs are serial LVDS. Each channel outputs one bit at a time (1-lane mode), two bits at a time (2-lane mode) or four bits at a time (4-lane mode). Many additional features can be chosen by programming the mode control registers through a serial SPI port.

## ANALOG INPUT

The analog inputs are differential CMOS sample-andhold circuits (Figure 2). The inputs should be driven differentially around a common mode voltage set by the $\mathrm{V}_{\mathrm{CM} 1}$ or $\mathrm{V}_{\mathrm{CM} 2}$ output pins, which are nominally $\mathrm{V}_{\mathrm{DD}} / 2$. For the 2 V input range, the inputs should swing from $\mathrm{V}_{\mathrm{CM}}-0.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CM}}+0.5 \mathrm{~V}$. There should be $180^{\circ}$ phase difference between the inputs.

The two channels are simultaneously sampled by a shared encode circuit (Figure 2).

## Single-Ended Input

For applications less sensitive to harmonic distortion, the $\mathrm{A}_{I N}{ }^{+}$input can be driven singled ended with a $1 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ signal centered around $\mathrm{V}_{\mathrm{CM}}$. The $\mathrm{A}_{\mathrm{IN}}{ }^{-}$input should be connected to $\mathrm{V}_{\mathrm{CM}}$ and the $\mathrm{V}_{\mathrm{CM}}$ bypass capacitor should be increased to $2.2 \mu \mathrm{~F}$. With a singled-ended input the harmonic distortion and INL will degrade, but the noise and DNL will remain unchanged.

## INPUT DRIVE CIRCUITS

## Input Filtering

If possible, there should be an RC lowpass filter right at the analog inputs. This lowpass filter isolates the drive circuitry from the A/D sample-and-hold switching, and also limits wideband noise from the drive circuitry. Figure 3 shows an example of an input RC filter. The RC component values should be chosen based on the application's input frequency.

## Transformer Coupled Circuits

Figure 3 shows the analog input being driven by an RF transformer with a center-tapped secondary. The center


Figure 2. Equivalent Input Circuit. Only One of Two Analog Channels Is Shown

## APPLICATIONS InFORMATION



Figure 3. Analog Input Circuit Using a Transformer.
Recommended for Input Frequencies from 5MHz to 70 MHz


Figure 4. Recommended Front-End Circuit for Input Frequencies from 5MHz to 150MHz
tap is biased with $V_{C M}$, setting the $A / D$ input at its optimal DC level. At higher input frequencies a transmission line balun transformer (Figures 4 to 6) has better balance, resulting in lower A/D distortion.

## Amplifier Circuits

Figure 7 shows the analog input being driven by a high speed differential amplifier. The output of the amplifier is AC coupled to the A/D so the amplifier's output common mode voltage can be optimally set to minimize distortion.
At very high frequencies an RF gain block will often have lower distortion than a differential amplifier. If the gain block is single ended, then a transformer circuit (Figures 4 to 6) should convert the signal to differential before driving the $A / D$.


Figure 5. Recommended Front-End Circuit for Input Frequencies from 150MHz to 250MHz


Figure 6. Recommended Front-End Circuit for Input Frequencies Above 250MHz


Figure 7. Front-End Circuit Using a High Speed Differential Amplifier

## APPLICATIONS INFORMATION

## Reference

The LTC2192/LTC2191/LTC2190 have an internal 1.25V voltage reference. For a 2 V input range using the internal reference, connect SENSE to $V_{D D}$. For a 1 V input range using the internal reference, connect SENSE to ground. For a 2 V input range with an external reference, apply a 1.25 V reference voltage to SENSE (Figure 9).

The input range can be adjusted by applying a voltage to SENSE that is between 0.625 V and 1.30 V . The input range will then be $1.6 \bullet \vee_{\text {SENSE }}$.
The $V_{\text {REF, }}$ REFH and REFL pins should be bypassed as shown in Figure 8. A low inductance 2.2 2 F interdigitated capacitor is recommended for the bypass between REFH and REFL. This type of capacitor is available at a low cost from multiple suppliers.
Alternatively, C1 can be replaced by a standard $2.2 \mu \mathrm{~F}$ capacitor between REFH and REFL. The capacitors should be as close to the pins as possible (not on the back side of the circuit board).


Figure 8a. Reference Circuit

Figure 8c and 8d show the recommended circuit board layout for the REFH/REFL bypass capacitors. Note that in Figure 8c, every pin of the interdigitated capacitor (C1) is connected since the pins are not internally connected in some vendors' capacitors. In Figure 8d the REFH and REFL pins are connected by short jumpers in an internal layer. To minimize the inductance of these jumpers they can be placed in a small hole in the GND plane on the second board layer.


Figure 8b. Alternative REFH/REFL Bypass Circuit


Figure 8c. Recommended Layout for the REFH/REFL Bypass Circuit in Figure 8a


Figure 8d. Recommended Layout for the REFH/REFL Bypass Circuit in Figure 8b


Figure 9. Using an External 1.25V Reference

## APPLICATIONS InFORMATION

## Encode Input

The signal quality of the encode inputs strongly affects the $A / D$ noise performance. The encode inputs should be treated as analog signals-do not route them next to digital traces on the circuit board. There are two modes of operation for the encode inputs: the differential encode mode (Figure 10), and the single-ended encode mode (Figure 11).

The differential encode mode is recommended for sinusoidal, PECL, or LVDS encode inputs (Figures 12, 13). The encode inputs are internally biased to 1.2 V through 10 k equivalent resistance. The encode inputs can betaken above $V_{D D}$ (up to 3.6 V ), and the common mode range is from 1.1 V to 1.6 V . In the differential encode mode, ENC- should stay at least 200 mV above ground to avoid falsely triggering the single-ended encode mode. For good jitter performance ENC ${ }^{+}$should have fast rise and fall times.

The single-ended encode mode should be used with CMOS encode inputs. To select this mode, ENC- is connected to ground and ENC ${ }^{+}$is driven with a square wave


Figure 10. Equivalent Encode Input Circuit for Differential Encode Mode


Figure 11. Equivalent Encode Input Circuit for Single-Ended Encode Mode
encode input. $\mathrm{ENC}^{+}$can be taken above $\mathrm{V}_{\mathrm{DD}}$ (up to 3.6 V ) so 1.8 V to 3.3 V CMOS logic levels can be used. The ENC ${ }^{+}$ threshold is 0.9 V . For good jitter performance ENC ${ }^{+}$should have fast rise and fall times. If the encode signal is turned off or drops below approximately 500 kHz , the A/D enters nap mode.


Figure 12. Sinusoidal Encode Drive


Figure 13. PECL or LVDS Encode Drive

## Clock PLL and Duty Cycle Stabilizer

The encode clock is multiplied by an internal phase-locked Ioop (PLL) to generate the serial digital output data. If the encode signal changes frequency or is turned off, the PLL requires $25 \mu$ s to lock onto the input clock.

A clock duty cycle stabilizer circuit allows the duty cycle of the applied encode signal to vary from $30 \%$ to $70 \%$. In the serial programming mode it is possible to disable the duty cycle stabilizer, but this is not recommended. In the parallel programming mode the duty cycle stabilizer is always enabled.

## APPLICATIONS INFORMATION

## DIGITAL OUTPUTS

The digital outputs of the LTC2192/LTC2191/LTC2190 are serialized LVDS signals. Each channel outputs one bit at a time (1-lane mode), two bits at a time (2-lane mode) or four bits at a time (4-lane mode). Please refer to the Timing Diagrams for details. In 4-lane mode the clock duty cycle stabilizer must be enabled.

The output data should be latched on the rising and falling edges of the data clock out (DCO). A data frame output (FR) can be used to determine when the data from a new conversion result begins.

The maximum serial data rate for the data outputs is 1Gbps, so the maximum sample rate of the ADC will depend on the serialization mode as well as the speed grade of the ADC (See Table 1). The minimum sample rate for all serialization modes is 5 Msps .

By default the outputs are standard LVDS levels: 3.5 mA output current and a 1.25 V output common mode voltage. An external $100 \Omega$ differential termination resistor is required for each LVDS output pair. The termination resistors should be located as close as possible to the LVDS receiver.

The outputs are powered by OVDD and OGND which are isolated from the A/D core power and ground.

Table 1. Maximum Sampling Frequency for All Serialization Modes. Note That These Limits are for the LTC2192. The Sampling Frequency for the Slower Speed Grades Cannot Exceed 40MHz (LTC2191) or 25MHz (LTC2190)

| SERIALIZATION <br> MODE | MAXIMUM <br> SAMPLING <br> FREQUENCY, <br> $\mathrm{f}_{\mathrm{S}}(\mathrm{MHz})$ | DCO <br> FREQUENCY | FR <br> FREQUENCY | SERIAL <br> DATA RATE |
| :---: | :---: | :---: | :---: | :---: |
| 4-Lane | 65 | $2 \bullet \mathrm{f}_{\mathrm{S}}$ | $\mathrm{f}_{\mathrm{S}}$ | $4 \bullet \mathrm{f}_{\mathrm{S}}$ |
| 2-Lane | 65 | $4 \bullet \mathrm{f}_{\mathrm{S}}$ | $\mathrm{f}_{\mathrm{S}}$ | $8 \bullet \mathrm{f}_{\mathrm{S}}$ |
| 1-Lane | 62.5 | $8 \bullet \mathrm{f}_{\mathrm{S}}$ | $\mathrm{f}_{\mathrm{S}}$ | $16 \bullet \mathrm{f}_{\mathrm{S}}$ |

## Programmable LVDS Output Current

In LVDS mode, the default output driver current is 3.5 mA . This current can be adjusted by control register A2 in the serial programming mode. Available current levels are $1.75 \mathrm{~mA}, 2.1 \mathrm{~mA}, 2.5 \mathrm{~mA}, 3 \mathrm{~mA}, 3.5 \mathrm{~mA}, 4 \mathrm{~mA}$ and 4.5 mA . In the parallel programming mode the SDO pin can select either 3.5 mA or 1.75 mA .

## Optional LVDS Driver Internal Termination

In most cases using just an external $100 \Omega$ termination resistor will give excellent LVDS signal integrity. In addition, an optional internal $100 \Omega$ termination resistor can be enabled by serially programming mode control register A2. The internal termination helps absorb any reflections caused by imperfect termination at the receiver. When the internal termination is enabled, the output driver current is doubled to maintain the same output voltage swing. Internal termination can only be selected in serial programming mode.

## DATA FORMAT

Table 2 shows the relationship between the analog input voltage and the digital data output bits. By default the output data format is offset binary. The 2's complement format can be selected by serially programming mode control register A1.

Table 2. Output Codes vs Input Voltage

| AIN $^{+}-$AIIN $^{-}$ <br> (2V RANGE) | D15-DO <br> (OFFSET BINARY) | D15-DO <br> (2's COMPLEMENT) |
| :--- | :---: | :---: |
| $>1.000000 \mathrm{~V}$ | 1111111111111111 | 0111111111111111 |
| +0.999970 V | 1111111111111111 | 011111111111111 |
| +0.999939 V | 1111111111111110 | 0111111111111110 |
| +0.000030 V | 1000000000000001 | 0000000000000001 |
| +0.000000 V | 1000000000000000 | 0000000000000000 |
| -0.000030 V | 0111111111111111 | 1111111111111111 |
| -0.000061 V | 0111111111111110 | 1111111111111110 |
| -0.999939 V | 0000000000000001 | 1000000000000001 |
| -1.000000 V | 0000000000000000 | 1000000000000000 |
| $<-1.000000 \mathrm{~V}$ | 0000000000000000 | 1000000000000000 |

## Digital Output Randomizer

Interference from the A/D digital outputs is sometimes unavoidable. Digital interference may be from capacitive or inductive coupling or coupling through the ground plane. Even a tiny coupling factor can cause unwanted tones in the ADC output spectrum. By randomizing the digital output before it is transmitted off-chip, these unwanted tones can be randomized which reduces the unwanted tone amplitude.

## APPLICATIONS InFORMATION

The digital output is randomized by applying an exclusive OR logic operation between the LSB and all other data outputbits. To decode, the reverse operation is applied-an exclusive OR operation is applied between the LSB and all other bits. The FR and DCO outputs are not affected. The output randomizer is enabled by serially programming mode control register A1.

## Digital Output Test Pattern

To allow in-circuit testing of the digital interface to the $A / D$, there is a test mode that forces the $A / D$ data outputs (D15-D0) of both channels to known values. The digital output test patterns are enabled by serially programming mode control registers A2, A3 and A4. When enabled, the test patterns override all other formatting modes: 2's complement and randomizer.

## Output Disable

The digital outputs may be disabled by serially programming mode control register A2. The current drive for all digital outputs including DCO and FR are disabled to save power or enable in-circuit testing. When disabled the common mode of each output pair becomes high impedance, but the differential impedance may remain low.

## Sleep and Nap Modes

The A/D may be placed in sleep or nap modes to conserve power. In sleep mode the entire device is powered down, resulting in 1 mW power consumption. Sleep mode is enabled by mode control register A1 (serial programming mode), or by SDI (parallel programming mode). The amount of time required to recover from sleep mode depends on the size of the bypass capacitors on $V_{\text {REF }}$, REFH and REFL. For the suggested values in Figure 8, the A/D will stabilize after 2 ms .

In nap mode any combination of $A / D$ channels can be powered down while the internal reference circuits and the PLL stay active, allowing faster wake up than from sleep mode. Recovering from nap mode requires at least 100 clock cycles. If the application demands very accurate DC settling then an additional $50 \mu$ s should be allowed so the on-chip references can settle from the slight temperature shift caused by the change in supply current as the $A / D$
leaves nap mode. Nap mode is enabled by mode control register A1 in the serial programming mode.

## DEVICE PROGRAMMING MODES

The operating modes of the LTC2192/LTC2191/LTC2190 can be programmed by either a parallel interface or a simple serial interface. The serial interface has more flexibility and can program all available modes. The parallel interface is more limited and can only program some of the more commonly used modes.

## Parallel Programming Mode

To use the parallel programming mode, PAR/ $\overline{\mathrm{SER}}$ should be tied to $V_{D D}$. The $\overline{C S}, ~ S C K, ~ S D I ~ a n d ~ S D O ~ p i n s ~ a r e ~ b i n a r y ~$ logic inputs that set certain operating modes. These pins can be tied to $\mathrm{V}_{\mathrm{DD}}$ or ground, or driven by $1.8 \mathrm{~V}, 2.5 \mathrm{~V}$ or 3.3V CMOS logic. When used as an input, SDO should be driven through a 1 k series resistor. Table 3 shows the modes set by $\overline{\mathrm{CS}}, \mathrm{SCK}, \mathrm{SDI}$ and SDO.

Table 3. Parallel Programming Mode Control Bits (PAR/SER = VD $)$

| PIN | DESCRIPTION |
| :---: | :--- |
| CS/SCK | 2-Lane/4-Lane/1-Lane Selection Bits |
|  | $00=2$-Lane Output Mode |
|  | $01=4$ 4-Lane Output Mode |
|  | $10=1$-Lane Output Mode |
|  | $11=$ Not Used |
| SDI | Power Down Control Bit |
|  | $0=$ Normal loperation |
|  | $1=$ Sleep Mode |
| SDO | LVDS Current Selection Bit |
|  | $0=3.5 m A$ LVDS Current Mode |
|  | $1=1.75 m A$ LVDS Current Mode |

## Serial Programming Mode

To use the serial programming mode, PAR/ $\overline{S E R}$ should be tied to ground. The $\overline{C S}$, SCK, SDI and SDO pins become a serial interface that program the $A / D$ mode control registers. Data is written to a register with a 16-bit serial word. Data can also be read back from a register to verify its contents.
Serial data transfer starts when $\overline{\mathrm{CS}}$ is taken low. The data on the SDI pin is latched at the first 16 rising edges of SCK. Any SCK rising edges after the first 16 are ignored. The data transfer ends when $\overline{\mathrm{CS}}$ is taken high again.

## APPLICATIONS INFORMATION

The first bit of the 16 -bit input word is the $R / \bar{W}$ bit. The next seven bits are the address of the register (A6:A0). The final eight bits are the register data (D7:D0).
If the $R / \bar{W}$ bit is low, the serial data ( $D 7: D 0$ ) will be written to the register set by the address bits (A6:AO). If the $R / \bar{W}$ bit is high, data in the register set by the address bits (A6:A0) will be read back on the SDO pin (see the Timing Diagrams). During a read back command the register is not updated and data on SDI is ignored.
The SDO pin is an open-drain output that pulls to ground with a $200 \Omega$ impedance. If register data is read back through SDO, an external 2 k pull-up resistor is required. If serial data is only written and read back is not needed,
then SDO can be left floating and no pull-up resistor is needed.
Table 4 shows a map of the mode control registers.

## Software Reset

If serial programming is used, the mode control registers should be programmed as soon as possible after the power supplies turn on and are stable. The first serial command must be a software reset which will reset all register data bits to logic 0. To perform a software reset, bit D7 in the reset register is written with a logic 1 . After the reset SPI write command is complete, bit D7 is automatically set back to zero.

Table 4. Serial Programming Mode Register Map (PAR/EER = GND)
REGISTER AO: RESET REGISTER (ADDRESS OOh)

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESET | X | X | X | X | X | X | X |
| Bit 7 | 0 = Not Used <br> 1 = Software Reset. All Mode Control Registers are Reset to 00h. The ADC is Momentarily Placed in Sleep Mode. This Bit is Automatically Set Back to Zero at the end of the SPI write command. The Reset register is write-only. Data read back from the Reset register will be random. |  |  |  |  |  |  |
| Bits 6-0 | Unused, Don't Care Bits. |  |  |  |  |  |  |

REGISTER A1: FORMAT AND POWER-DOWN REGISTER (ADDRESS 01h)

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DCSOFF | RAND | TWOSCOMP | SLEEP | NAP_2 | X | X | NAP_1 |
| Bit 7 | $\begin{aligned} & \text { DCSOFF Clock Duty Cycle Stabilizer Bit } \\ & 0=\text { Clock Duty Cycle Stabilizer On } \\ & 1=\text { Clock Duty Cycle Stabilizer Off. This is not recommended. } \end{aligned}$ |  |  |  |  |  |  |
| Bit 6 | RAND <br> Data Output Randomizer Mode Control Bit <br> 0 = Data Output Randomizer Mode Off <br> 1 = Data Output Randomizer Mode On |  |  |  |  |  |  |
| Bit 5 | TWOSCOMP <br> Two's Complement Mode Control Bit <br> $0=$ Offset Binary Data Format <br> 1 = Two's Complement Data Format |  |  |  |  |  |  |
| Bits 4, 3, 0 | SLEEP:NAP_2:NAP_1 Sleep/Nap Mode Control Bits <br> $000=$ Normal Operation <br> OX1 = Channel 1 in Nap Mode <br> 01X = Channel 2 in Nap Mode <br> 1XX = Sleep Mode. Both Channels are Disabled. <br> Note: Any Combination of Channels Can Be Placed in Nap Mode |  |  |  |  |  |  |
| Bits 1, 2 | Unused, Don't Care Bits |  |  |  |  |  |  |

## APPLICATIONS INFORMATION

REGISTER A2: OUTPUT MODE REGISTER (ADDRESS 02h)

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILVDS2 | ILVDS1 | ILVDS0 | TERMON | OUTOFF | OUTTEST | OUTMODE1 | OUTMODE0 |

Bits 7-5 ILVDS2:ILVDSO LVDS Output Current Bits
$000=3.5 \mathrm{~mA}$ LVDS Output Driver Current
$001=4.0 \mathrm{~mA}$ LVDS Output Driver Current
$010=4.5 \mathrm{~mA}$ LVDS Output Driver Current
011 = Not Used
$100=3.0 \mathrm{~mA}$ LVDS Output Driver Current
$101=2.5 \mathrm{~mA}$ LVDS Output Driver Current
$110=2.1 \mathrm{~mA}$ LVDS Output Driver Current
$111=1.75 \mathrm{~mA}$ LVDS Output Driver Current
Bit 4 TERMON LVDS Internal Termination Bit
0 = Internal Termination Off
$1=$ Internal Termination On. LVDS Output Driver Current is $2 \times$ the Current Set by ILVDS2:ILVDSO
Bit 3 OUTOFF Output Disable Bit
0 = Digital Outputs are Enabled
1 = Digital Outputs are Disabled
Bit 2
OUTTEST
Digital Output Test Pattern Control Bit
$0=$ Digital Output Test Pattern Off
1 = Digital Output Test Pattern On
Bits 1-0
OUTMODE1:OUTMODEO Digital Output Mode Control Bits
$00=2$-Lane Output Mode
$01=4$-Lane Output Mode
$10=1$-Lane Output Mode
11 = Not Used

REGISTER A3: TEST PATTERN MSB REGISTER (ADDRESS 03h)

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TP15 | TP14 | TP13 | TP12 | TP11 | TP10 | TP9 | TP8 |
| Bits 7-0 | TP15:TP8 | Test Pattern Data Bits (MSB) |  |  |  |  |  |

TP15:TP8 Set the Test Pattern for Data Bit 15 (MSB) Through Data Bit 8.

REGISTER A4: TEST PATTERN LSB REGISTER (ADDRESS 04h)

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TP7 | TP6 | TP5 | TP4 | TP3 | TP2 | TP1 | TP0 |
| Bits 7-0 | TP7:TPO TP7:TP0 Se | Test Pattern Data Bits (LSB) |  |  |  |  |  |

## APPLICATIONS INFORMATION

## GROUNDING AND BYPASSING

The LTC2192/LTC2191/LTC2190 require a printed circuit board with a clean unbroken ground plane. A multilayer board with an internal ground plane in the first layer beneath the ADC is recommended. Layout for the printed circuit board should ensure that digital and analog signal lines are separated as much as possible. In particular, care should be taken not to run any digital track alongside an analog signal track or underneath the ADC.
High quality ceramic bypass capacitors should be used at the $\mathrm{V}_{\mathrm{DD}}, \mathrm{O}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{CM}}, \mathrm{V}_{\mathrm{REF}}$, REFH and REFL pins. Bypass capacitors must be located as close to the pins as possible. Size 0402 ceramic capacitors are recommended. The traces connecting the pins and bypass capacitors must be kept short and should be made as wide as possible.
Of particular importance is the capacitor between REFH and REFL. This capacitor should be on the same side of the circuit board as the $A / D$, and as close to the device as possible.

The analog inputs, encode signals, and digital outputs should not be routed next to each other. Ground fill and grounded vias should be used as barriers to isolate these signals from each other.

## HEAT TRANSFER

Most of the heat generated by the LTC2192/LTC2191/ LTC2190 is transferred from the die through the bottomside exposed pad and package leads onto the printed circuit board. For good electrical and thermal performance, the exposed pad must be soldered to a large grounded pad on the PC board. This pad should be connected to the internal ground planes by an array of vias.

## TYPICAL APPLICATIONS



## TYPICAL APPLICATIONS

Top Side


Inner Layer 3


Inner Layer 5


Inner Layer 2


Inner Layer 4


Bottom Side


UKG Package
52-Lead Plastic QFN ( $7 \mathrm{~mm} \times 8 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1729 Rev Ø)


Information furnished by Linear Technology Corporation is believed to be accurate and reliable However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

## TYPICAL APPLICATION



## 2-Tone FFT, $\mathfrak{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ and 69 MHz



## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| ADCs |  |  |
| $\begin{aligned} & \text { LTC2259-14/LTC2260-14/ } \\ & \text { LTC2261-14 } \end{aligned}$ | 14-Bit, 80Msps/105Msps/125Msps 1.8V ADCs, Ultralow Power | 89mW/106mW/127mW, 73.4dB SNR, 85dB SFDR, DDR LVDS/DDR CMOS/CMOS Outputs, $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ QFN-40 |
| LTC2262-14 | 14-Bit, 150Msps 1.8V ADC, Ultralow Power | 149mW, 72.8dB SNR, 88dB SFDR, DDR LVDS/DDR CMOS/CMOS Outputs, $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ QFN-40 |
| $\begin{aligned} & \text { LTC2266-14/LTC2267-14/ } \\ & \text { LTC2268-14 } \end{aligned}$ | 14-Bit, 80Msps/105Msps/125Msps 1.8V Dual ADCs, Ultralow Power | $216 \mathrm{~mW} / 250 \mathrm{~mW} / 293 \mathrm{~mW}$, 73.4dB SNR, 85dB SFDR, Serial LVDS Outputs, $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ QFN-40 |
| $\begin{aligned} & \text { LTC2266-12/LTC2267-12/ } \\ & \text { LTC2268-12 } \end{aligned}$ | 12-Bit, 80Msps/105Msps/125Msps 1.8V Dual ADCs, Ultralow Power | $216 \mathrm{~mW} / 250 \mathrm{~mW} / 293 \mathrm{~mW}, 70.5 \mathrm{~dB}$ SNR, 85dB SFDR, Serial LVDS Outputs, $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ QFN-40 |
| LTC2208 | 16-Bit, 130Msps 3.3V ADC | $1250 \mathrm{~mW}, 77.7 \mathrm{~dB}$ SNR, 100dB SFDR, CMOS/LVDS Outputs, 9mm $\times 9 \mathrm{~mm}$ QFN-64 |
| LTC2207/LTC2206 | 16-Bit, 105Msps/80Msps 3.3V ADCs | $900 \mathrm{~mW} / 725 \mathrm{~mW}, 77.9 \mathrm{~dB}$ SNR, 100dB SFDR, CMOS Outputs, $7 \mathrm{~mm} \times 7 \mathrm{~mm}$ QFN-48 |
| LTC2217/LTC2216 | 16-Bit, 105Msps/80Msps 3.3V ADCs | $1190 \mathrm{~mW} / 970 \mathrm{~mW}$, 81.2dB SNR, 100dB SFDR, CMOS/LVDS Outputs, $9 \mathrm{~mm} \times 9 \mathrm{~mm}$ QFN-64 |
| RF Mixers/Demodulators |  |  |
| LTC5517 | 40MHz to 900MHz Direct Conversion Quadrature Demodulator | High IIP3: 21dBm at 800MHz, Integrated LO Quadrature Generator |
| LTC5527 | 400MHz to 3.7GHz High Linearity Downconverting Mixer | 24.5 dBm IIP3 at $900 \mathrm{MHz}, 23.5 \mathrm{dBm}$ IIP3 at 3.5 GHz , $\mathrm{NF}=12.5 \mathrm{~dB}$, $50 \Omega$ Single-Ended RF and LO Ports |
| LTC5557 | 400MHz to 3.8GHz High Linearity Downconverting Mixer | 23.7 dBm IIP3 at $2.6 \mathrm{GHz}, 23.5 \mathrm{dBm}$ IIP3 at $3.5 \mathrm{GHz}, \mathrm{NF}=13.2 \mathrm{~dB}, 3.3 \mathrm{~V}$ Supply Operation, Integrated Transformer |
| LTC5575 | 800 MHz to 2.7 GHz Direct Conversion Quadrature Demodulator | High IIP3: 28dBm at 900MHz, Integrated LO Quadrature Generator, Integrated RF and LO Transformer |
| Amplifiers/Filters |  |  |
| LTC6412 | 800MHz, 31dB Range, Analog-Controlled Variable Gain Amplifier | Continuously Adjustable Gain Control, 35dBm OIP3 at 240MHz, 10dB Noise Figure, $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ QFN-24 |
| LTC6420-20 | 1.8GHz Dual Low Noise, Low Distortion Differential ADC Drivers for 300MHz IF | Fixed Gain 10V/N, 1nV/JHz Total Input Noise, 80 mA Supply Current per Amplifier, $3 \mathrm{~mm} \times 4 \mathrm{~mm}$ QFN-20 |
| LTC6421-20 | 1.3GHz Dual Low Noise, Low Distortion Differential ADC Drivers | Fixed Gain 10V/N, 1nV/JHz Total Input Noise, 40 mA Supply Current per Amplifier, $3 \mathrm{~mm} \times 4 \mathrm{~mm}$ QFN-20 |
| $\begin{aligned} & \text { LTC6605-7/LTC6605-10/ } \\ & \text { LTC6605-14 } \end{aligned}$ | Dual Matched 7MHz/10MHz/14MHz Filters with ADC Drivers | Dual Matched 2nd Order Lowpass Filters with Differential Drivers, Pin-Programmable Gain, $6 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN-22 |

## Signal Chain Receivers

| LTM9002 | 14-Bit Dual Channel IF/Baseband <br> Receiver Subsystem | Integrated High Speed ADC, Passive Filters and Fixed Gain Differential Amplifiers |
| :--- | :--- | :--- |


[^0]:    Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on non-standard lead based finish parts.
    For more information on lead free part marking, go to: http://www.linear.com/leadfree/
    For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

