

# Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

# **Continuity of document content**

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

# Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

# www.infineon.com



# CY7C1351G

# 4-Mbit (128K × 36) Flow-Through SRAM with NoBL<sup>™</sup> Architecture

## Features

- Can support up to 133 MHz bus operations with zero wait states
   Data is transferred on every clock
- Pin compatible and functionally equivalent to ZBT<sup>™</sup> devices
- Internally self-timed output buffer control to eliminate the need to use OE
- Registered inputs for flow-through operation
- Byte write capability
- 128K × 36 common I/O architecture
- 2.5 V/3.3 V I/O power supply (V<sub>DDQ</sub>)
- Fast clock-to-output times □ 6.5 ns (for 133 MHz device)
- Clock enable (CEN) pin to suspend operation
- Synchronous self-timed writes
- Asynchronous output enable
- Available in Pb-free 100-pin TQFP package
- Burst capability linear or interleaved burst order
- Low standby power

# **Functional Description**

The CY7C1351G is a 3.3 V, 128K × 36 synchronous flow-through burst SRAM designed specifically to support unlimited true back-to-back read/write operations without the insertion of wait states. The CY7C1351G is equipped with the advanced No Bus Latency<sup>TM</sup> (NoBL<sup>TM</sup>) logic required to enable consecutive Read/Write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data through the SRAM, especially in systems that require frequent write-read transitions.

All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock input is qualified by the clock enable (CEN) signal, which when deasserted suspends operation and extends the previous clock cycle. Maximum access delay from the clock rise is 6.5 ns (133-MHz device).

<u>Write</u> operations are controlled by the four byte write select  $(\overline{BW}_{[A:D]})$  and a write enable (WE) input. All writes are conducted with on-chip synchronous self-timed write circuitry.

Three synchronous chip enables  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  and an asynchronous output enable  $(\overline{OE})$  provide for easy bank selection and output tristate control. In order to avoid bus contention, the output drivers are synchronously tristated during the data portion of a write sequence.

For a complete list of related documentation, click here.

## **Selection Guide**


| Description                  | 133 MHz | 100 MHz | Unit |
|------------------------------|---------|---------|------|
| Maximum access time          | 6.5     | 8.0     | ns   |
| Maximum operating current    | 225     | 205     | mA   |
| Maximum CMOS standby current | 40      | 40      | mA   |

Errata: For information on silicon errata, see "Errata" on page 19. Details include trigger conditions, devices affected, and proposed workaround.

Cypress Semiconductor Corporation Document Number: 38-05513 Rev. \*R



# Logic Block Diagram





# Contents


| Pin Configurations                 | 4  |
|------------------------------------|----|
| Pin Definitions                    |    |
| Functional Overview                | 7  |
| Single Read Accesses               | 7  |
| Burst Read Accesses                |    |
| Single Write Accesses              | 7  |
| Burst Write Accesses               | 7  |
| Sleep Mode                         | 7  |
| Linear Burst Address Table         | 8  |
| Interleaved Burst Address Table    | 8  |
| ZZ Mode Electrical Characteristics | 8  |
| Truth Table                        | 9  |
| Partial Truth Table for Read/Write | 9  |
| Maximum Ratings                    |    |
| Operating Range                    |    |
| Electrical Characteristics         |    |
| Capacitance                        | 11 |
| Thermal Resistance                 | 11 |
| AC Test Loads and Waveforms        | 12 |

| Switching Characteristics               | 13 |
|---|----|
| Switching Waveforms                     |    |
| Ordering Information                    |    |
| Ordering Code Definitions               |    |
| Package Diagrams                        |    |
| Acronyms                                |    |
| Document Conventions                    |    |
| Units of Measure                        |    |
| Errata                                  |    |
| Part Numbers Affected                   |    |
| Product Status                          |    |
| Ram9 NoBL ZZ Pin Issues Errata Summary  |    |
| Document History Page                   |    |
| Sales, Solutions, and Legal Information |    |
| Worldwide Sales and Design Support      |    |
| Products                                |    |
| PSoC® Solutions                         |    |
| Cypress Developer Community             |    |
| Technical Support                       |    |
|   |    |



# **Pin Configurations**

Figure 1. 100-pin TQFP (14 × 20 × 1.4 mm) pinout <sup>[1]</sup>



1. Errata: The ZZ pin (Pin 64) needs to be externally connected to ground. For more information, see "Errata" on page 19.

Note



## **Pin Definitions**

| Name                                | I/O                    | Description  |
|-------------------------------------|------------------------|--|
| A <sub>0</sub> , A <sub>1</sub> , A | Input-<br>synchronous  | Address inputs used to select one of the 128 K address locations. Sampled at the rising edge of the CLK. $A_{[1:0]}$ are fed to the two-bit burst counter.   |
| BW <sub>[A:D]</sub>                 | Input-<br>synchronous  | Byte write inputs, active LOW. Qualified with WE to conduct writes to the SRAM. Sampled on the rising edge of CLK.   |
| WE                                  | Input-<br>synchronous  | Write enable input, active LOW. Sampled on the rising edge of CLK if CEN is active LOW. This signal must be asserted LOW to initiate a write sequence.   |
| ADV/LD                              | Input-<br>synchronous  | Advance/load input. Used to advance the on-chip address counter or load a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD should be driven LOW in order to load a new address.  |
| CLK                                 | Input-clock            | <b>Clock input</b> . Used to capture all synchronous inputs to the device. CLK is qualified with CEN. CLK is only recognized if CEN is active LOW.   |
| CE <sub>1</sub>                     | Input-<br>synchronous  | <b>Chip</b> enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ , and $CE_3$ to select/deselect the device.   |
| CE <sub>2</sub>                     | Input-<br>synchronous  | <b>Chip_enable 2 input, active HIGH</b> . Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE}_1$ and $\overline{CE}_3$ to select/deselect the device.   |
| CE <sub>3</sub>                     | Input-<br>synchronous  | <b>Chip enable 3 input, active LOW</b> . Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE}_1$ and $CE_2$ to select/deselect the device.   |
| ŌĒ                                  | Input-<br>asynchronous | <b>Output enable, asynchronous input, active LOW</b> . Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins. OE is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state, when the device has been deselected. |
| CEN                                 | Input-<br>synchronous  | <b>Clock enable input, active LOW</b> . When asserted LOW the clock signal is recognized by the SRAM. When deasserted HIGH the clock signal is masked. Since deasserting CEN does not deselect the device, CEN can be used to extend the previous cycle when required.   |
| ZZ <sup>[2]</sup>                   | Input-<br>asynchronous | <b>ZZ</b> "sleep" input. This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved. During normal operation, this pin has to be low or left floating. ZZ pin has an internal pull-down.  |

2. Errata: The ZZ pin (Pin 64) needs to be externally connected to ground. For more information, see "Errata" on page 19.



# Pin Definitions (continued)

| Name   | I/O                 | Description  |
|--|---------------------|--|
| DQs  | l/O-<br>synchronous | <b>Bidirectional data I/O lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location <u>spe</u> cified by address during the clock rise of the read cycle. The direction of the pins is controlled by OE and the internal control logic. When OE is asserted LOW, the pins can behave as outputs. When HIGH, DQ <sub>s</sub> and DQP <sub>[A:D]</sub> are placed in a tristate condition. The outputs are automatically tristated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of OE. |
| DQP <sub>[A:D]</sub>   | l/O-<br>synchronous | <b>Bidirectional data parity I/O lines</b> . <u>Functionally</u> , these signals are identical to $DQ_s$ . During write sequences, $DQP_{[A:D]}$ is controlled by $\overline{BW}_{[A:D]}$ correspondingly.   |
| MODE   | Input<br>strap pin  | <b>Mode input. Selects the burst order of the device</b> . When tied to GND selects linear burst sequence. When tied to $V_{DD}$ or left floating selects interleaved burst sequence.  |
| V <sub>DD</sub>  | Power supply        | Power supply inputs to the core of the device.   |
| V <sub>DDQ</sub>   | I/O power<br>supply | Power supply for the I/O circuitry.  |
| V <sub>SS</sub>  | Ground              | Ground for the device.   |
| NC   | -                   | No connects. Not Internally connected to the die.  |
| NC/9M,<br>NC/18M,<br>NC/36M,<br>NC/72M,<br>NC/144M,<br>NC/288M,<br>NC/576M,<br>NC/1G | -                   | <b>No connects</b> . Not internally connected to the die. NC/9M, NC/18M, NC/36M, NC/72M, NC/144M, NC/288M, NC/576M and NC/1G are address expansion pins are not internally connected to the die.   |



## **Functional Overview**

The CY7C1351G is a synchronous flow-through burst SRAM designed specifically to eliminate wait states during write-read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. Th<u>e clock signal</u> is qualified with the clock enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with CEN. Maximum access delay from the clock rise ( $t_{CDV}$ ) is 6.5 ns (133-MHz device).

<u>Acc</u>esses can be initiated by asserting all three chip enables  $(\overline{CE}_1, C\underline{E}_2, C\overline{E}_3)$  active at the rising edge of the clock. If clock enable (CEN) is active LOW and ADV/LD is asserted LOW, the address presented to the device will be latched. The access can either be a read or write operation, depending on the status of the write enable (WE). BW<sub>[A:D]</sub> can be used to conduct byte write operations.

Write operations are qualified by the write enable ( $\overline{\text{WE}}$ ). All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous chip enables ( $\overline{\text{CE}}_1$ ,  $\text{CE}_2$ ,  $\overline{\text{CE}}_3$ ) and an asynchronous output enable ( $\overline{\text{OE}}$ ) simplify depth expansion. <u>All</u> operations (reads, writes, and deselects) are pipelined. ADV/LD should be driven LOW once the device has been deselected in order to load a new address for the next operation.

## Single Read Accesses

A read access is initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) CE1, CE2, and  $\overline{CE}_3$  are all asserted active, (3) the write enable input signal WE is deasserted HIGH, and (4) ADV/LD is asserted LOW. The address presented to the address inputs is latched into the address register and presented to the memory array and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the output buffers. The data is available within 6.5 ns (133-MHz device) provided OE is active LOW. After the first clock of the read access, the output buffers are controlled by OE and the internal control logic. OE must be driven LOW in order for the device to drive out the requested data. On the subsequent clock, another operation (read/write/deselect) can be initiated. When the SRAM is deselected at clock rise by one of the chip enable signals, its output will be tristated immediately.

## **Burst Read Accesses**

The CY7C1351G has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four reads without reasserting the address inputs. ADV/LD must be driven LOW in order to load a new address into the SRAM, as described in the Single Read Accesses section above. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and will wrap around when incremented sufficiently. A HIGH input on ADV/LD will increment the internal burst counter regardless of the state of chip enable inputs or WE. WE is latched at the beginning of a burst cycle. Therefore, the type of access (read or write) is maintained throughout the burst sequence.

## Single Write Accesses

Write access are initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2)  $CE_{1}$ ,  $CE_{2}$ , and  $CE_{3}$  are all asserted active, and (3) the write signal WE is asserted LOW. The address presented to the address bus is loaded into the address register. The write signals are latched into the control logic block. The data lines are automatically tristated regardless of the state of the OE input signal. This allows the external logic to present the data on DQs and DQP<sub>rA·DI</sub>.

On the next clock rise the data presented to DQs and  $DQP_{[A:D]}$  (or a subset for byte write operations, see truth table for details) inputs is latched into the device and the write is complete. Additional accesses (read/write/deselect) can be initiated on this cycle.

<u>The</u> data written during the write operation is controlled by  $BW_{[A:D]}$  signals. The CY7C1351G provides byte write capability that is <u>de</u>scribed in the truth table. Asserting the write enable input (WE) with the selected byte write select input will selectively write to only the desired bytes. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations. Byte write capability has been included in order to greatly simplify read/modify/write sequences, which can be reduced to simple byte write operations.

Because the CY7C1351G is a common I/O device, data should not be driven into the device while the outputs are active. The output enable ( $\overline{OE}$ ) can be deasserted HIGH before presenting data to the DQs and DQP<sub>[A:D]</sub> inputs. Doing so will tristate the output drivers. As a safety precaution, DQs and DQP<sub>[A:D]</sub>.are automatically tristated during the data portion of a write cycle, regardless of the state of  $\overline{OE}$ .

## Burst Write Accesses

The CY7C1351G has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four Write operations without reasserting the address inputs. ADV/LD must be driven LOW in order to load the initial address, as described in the Single Write Accesses section above. When ADV/LD is driven HIGH on the subsequent clock rise, the chip enables (CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub>) and WE inputs are ignored and the burst counter is incremented. The correct BW<sub>[A:D]</sub> inputs must be driven in each cycle of the burst write, in order to write the correct bytes of data.

## **Sleep Mode**

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub>, must remain inactive for the duration of t<sub>ZZREC</sub> after the ZZ input returns LOW.



## Linear Burst Address Table

(MODE = GND)

| First<br>Address<br>A1:A0 | Second<br>Address<br>A1:A0 | Third<br>Address<br>A1:A0 | Fourth<br>Address<br>A1:A0 |
|---------------------------|----------------------------|---------------------------|----------------------------|
| 00                        | 01                         | 10                        | 11                         |
| 01                        | 10                         | 11                        | 00                         |
| 10                        | 11                         | 00                        | 01                         |
| 11                        | 00                         | 01                        | 10                         |

## Interleaved Burst Address Table

(MODE = Floating or  $V_{DD}$ )

| First<br>Address<br>A1:A0 | Second<br>Address<br>A1:A0 | Third<br>Address<br>A1:A0 | Fourth<br>Address<br>A1:A0 |
|---------------------------|----------------------------|---------------------------|----------------------------|
| 00                        | 01                         | 10                        | 11                         |
| 01                        | 00                         | 11                        | 10                         |
| 10                        | 11                         | 00                        | 01                         |
| 11                        | 10                         | 01                        | 00                         |

## **ZZ Mode Electrical Characteristics**

| Parameter          | Description                       | Test Conditions           | Min               | Max               | Unit |
|--------------------|-----------------------------------|---------------------------|-------------------|-------------------|------|
| I <sub>DDZZ</sub>  | Sleep mode standby current        | $ZZ \ge V_{DD} - 0.2 V$   | _                 | 40                | mA   |
| t <sub>ZZS</sub>   | Device operation to ZZ            | $ZZ \ge V_{DD} - 0.2 V$   | _                 | 2t <sub>CYC</sub> | ns   |
| t <sub>ZZREC</sub> | ZZ recovery time                  | ZZ <u>&lt;</u> 0.2 V      | 2t <sub>CYC</sub> | -                 | ns   |
| t <sub>ZZI</sub>   | ZZ active to sleep current        | This parameter is sampled | -                 | 2t <sub>CYC</sub> | ns   |
| t <sub>RZZI</sub>  | ZZ inactive to exit sleep current | This parameter is sampled | 0                 | -                 | ns   |



## **Truth Table**

The truth table for CY7C1351G follows. [3, 4, 5, 6, 7, 8, 9]

| Operation                     | Address Used | CE <sub>1</sub> | CE2 | CE <sub>3</sub> | ZZ | ADV/LD | WE | $\overline{\text{BW}}_{X}$ | OE | CEN | CLK  | DQ           |
|-------------------------------|--------------|-----------------|-----|-----------------|----|--------|----|----------------------------|----|-----|------|--------------|
| Deselect cycle                | None         | Н               | Х   | Х               | L  | L      | Х  | Х                          | Х  | L   | L->H | Tristate     |
| Deselect cycle                | None         | Х               | Х   | Н               | L  | L      | Х  | Х                          | Х  | L   | L->H | Tristate     |
| Deselect cycle                | None         | Х               | L   | Х               | L  | L      | Х  | Х                          | Х  | L   | L->H | Tristate     |
| Continue deselect cycle       | None         | Х               | Х   | Х               | L  | Н      | Х  | Х                          | Х  | L   | L->H | Tristate     |
| READ cycle (begin burst)      | External     | L               | Н   | L               | L  | L      | Н  | Х                          | L  | L   | L->H | Data out (Q) |
| READ cycle (continue burst)   | Next         | Х               | Х   | Х               | L  | Н      | Х  | Х                          | L  | L   | L->H | Data out (Q) |
| NOP/DUMMY READ (begin burst)  | External     | L               | Н   | L               | L  | L      | Н  | Х                          | Н  | L   | L->H | Tristate     |
| DUMMY READ (continue burst)   | Next         | Х               | Х   | Х               | L  | Н      | Х  | Х                          | Н  | L   | L->H | Tristate     |
| WRITE cycle (begin burst)     | External     | L               | Н   | L               | L  | L      | L  | L                          | Х  | L   | L->H | Data in (D)  |
| WRITE cycle (continue burst)  | Next         | Х               | Х   | Х               | L  | Н      | Х  | L                          | Х  | L   | L->H | Data in (D)  |
| NOP/WRITE ABORT (begin burst) | None         | L               | Н   | L               | L  | L      | L  | Н                          | Х  | L   | L->H | Tristate     |
| WRITE ABORT (continue burst)  | Next         | Х               | Х   | Х               | L  | Н      | Х  | Н                          | Х  | L   | L->H | Tristate     |
| IGNORE CLOCK EDGE (stall)     | Current      | Х               | Х   | Х               | L  | Х      | Х  | Х                          | Х  | Н   | L->H | -            |
| SLEEP MODE                    | None         | Х               | Х   | Х               | Н  | Х      | Х  | Х                          | Х  | Х   | Х    | Tristate     |

## Partial Truth Table for Read/Write

The Partial Truth Table for Read/Write for CY7C1351G follows. <sup>[3, 4, 10]</sup>

| Function   | WE | BWA | BWB | BW <sub>C</sub> | BWD |
|--|----|-----|-----|-----------------|-----|
| Read   | Н  | Х   | Х   | Х               | Х   |
| Read   | Н  | Х   | Х   | Х               | Х   |
| Write – no bytes written                               | L  | Н   | Н   | Н               | Н   |
| Write byte A – (DQ <sub>A</sub> and DQP <sub>A</sub> ) | L  | L   | Н   | Н               | Н   |
| Write byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> ) | L  | Н   | L   | Н               | Н   |
| Write byte C – (DQ <sub>C</sub> and DQP <sub>C</sub> ) | L  | Н   | Н   | L               | Н   |
| Write byte D – (DQ <sub>D</sub> and DQP <sub>D</sub> ) | L  | Н   | Н   | Н               | L   |
| Write all bytes  | L  | L   | L   | L               | L   |

Notes

- X = Don't Care." H = Logic HIGH, L = Logic LOW. BWx = L signifies at least one byte write select is active, BWx = valid signifies that the desired byte write selects are asserted, see truth table for details.
   Write is defined by BWx, and WE. See truth table for read/write.

- When a write cycle is detected, all I/Os are tristated, even during byte writes.
   <u>The DQs and DQP<sub>[A:D]</sub> pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.</u>
   <u>CEN</u> = H, inserts wait states.
- Device will power-up deselected and the I/Os in a tristate condition, regardless of OE. 8.
- OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle DQs and DQP<sub>[A:D]</sub> = tristate when OE is inactive or when the device is deselected, and DQs and DQP<sub>[A:D]</sub> = data when OE is active.
   Table only lists a partial listing of the byte write combinations. Any combination of BW<sub>X</sub> is valid. Appropriate write will be done based on which byte write is active.



# **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

| Storage temperature –65 °C to +150 °C   |
|---|
| Ambient temperature with power applied–55 °C to +125 °C                       |
| Supply voltage on $V_{\text{DD}}$ relative to GND–0.5 V to +4.6 V             |
| Supply voltage on $V_{DDQ}$ relative to GND –0.5 V to +V_{DD}                 |
| DC voltage applied to outputs<br>in tristate0.5 V to V <sub>DDQ</sub> + 0.5 V |
| 550   |

| DC input voltage  | –0.5 V to V <sub>DD</sub> + 0.5 V |
|---|-----------------------------------|
| Current into outputs (LOW)                              |                                   |
| Static discharge voltage (per MIL-STD-883, method 3015) | > 2001 V                          |
| Latch up current  | > 200 mA                          |

# **Operating Range**

| Range      | Ambient<br>Temperature (T <sub>A</sub> ) | V <sub>DD</sub>       | V <sub>DDQ</sub>          |
|------------|--|-----------------------|---------------------------|
| Commercial | 0 °C to +70 °C                           | 3.3 V – 5% /<br>+ 10% | $2.5 V - 5\%$ to $V_{DD}$ |

# **Electrical Characteristics**

Over the Operating Range

| Parameter [11, 12] | Description  | Test Conditions   |                          | Min   | Max                   | Unit |
|--------------------|--|---|--------------------------|-------|-----------------------|------|
| V <sub>DD</sub>    | Power supply voltage   |   |                          | 3.135 | 3.6                   | V    |
| V <sub>DDQ</sub>   | I/O supply voltage   | For 3.3 V I/O   |                          | 3.135 | V <sub>DD</sub>       | V    |
|                    |  | For 2.5 V I/O   |                          | 2.375 | 2.625                 | V    |
| V <sub>OH</sub>    | Output HIGH voltage For 3.3 V I/O, I <sub>OH</sub> = -4.0 mA |   | 2.4                      | -     | V                     |      |
|                    |  | For 2.5 V I/O, I <sub>OH</sub> = –1.0 mA  |                          | 2.0   | -                     | V    |
| V <sub>OL</sub>    | Output LOW voltage   | For 3.3 V I/O, I <sub>OL</sub> = 8.0 mA   |                          | -     | 0.4                   | V    |
|                    |  | For 2.5 V I/O, I <sub>OL</sub> = 1.0 mA   |                          | -     | 0.4                   | V    |
| V <sub>IH</sub>    | Input HIGH voltage   | For 3.3 V I/O   |                          | 2.0   | V <sub>DD</sub> + 0.3 | V    |
|                    | Input HIGH voltage   | For 2.5 V I/O   |                          | 1.7   | V <sub>DD</sub> + 0.3 | V    |
| V <sub>IL</sub>    | Input LOW voltage <sup>[11]</sup>                            | For 3.3 V I/O   |                          | -0.3  | 0.8                   | V    |
|                    | Input LOW voltage <sup>[11]</sup>                            | For 2.5 V I/O   |                          | -0.3  | 0.7                   | V    |
| IX                 | Input leakage current except ZZ and MODE                     | $GND \leq V_I \leq V_{DDQ}$   |                          | -5    | 5                     | μA   |
|                    | Input current of MODE  | Input = V <sub>SS</sub>   |                          | -30   | -                     | μΑ   |
|                    |  | Input = V <sub>DD</sub>   |                          | -     | 5                     | μA   |
|                    | Input current of ZZ  | Input = V <sub>SS</sub><br>Input = V <sub>DD</sub>  |                          | -5    | -                     | μA   |
|                    |  |   |                          | -     | 30                    | μA   |
| I <sub>OZ</sub>    | Output leakage current                                       | $GND \leq V_I \leq V_{DDQ}$ , output disable  | d                        | -5    | 5                     | μΑ   |
| I <sub>DD</sub>    | V <sub>DD</sub> operating supply current                     | $V_{DD}$ = Max, $I_{OUT}$ = 0 mA,<br>f = f_{MAX} = 1/t <sub>CYC</sub>   | 7.5-ns cycle,<br>133 MHz | _     | 225                   | mA   |
|                    |  |   | 10-ns cycle,<br>100 MHz  | -     | 205                   | mA   |
| I <sub>SB1</sub>   | Automatic CE power-down<br>current – TTL inputs              | $\label{eq:VD} \begin{array}{l} V_{DD} = Max, \mbox{ device deselected}, \\ V_{IN} \geq V_{IH} \mbox{ or } V_{IN} \leq V_{IL}, \mbox{ f} = \mbox{f}_{MAX}, \\ \mbox{ inputs switching} \end{array}$ | 7.5-ns cycle,<br>133 MHz | -     | 90                    | mA   |
|                    |  |   | 10-ns cycle,<br>100 MHz  | -     | 80                    | mA   |
| I <sub>SB2</sub>   | Automatic CE power-down<br>current – CMOS inputs             | $V_{DD}$ = Max, device deselected,<br>$V_{IN} \ge V_{DD} - 0.3$ V or $V_{IN} \le 0.3$ V,<br>f = 0, inputs static  | All speeds               | -     | 40                    | mA   |

#### Notes

11. Overshoot:  $V_{IH(AC)} < V_{DD} + 1.5 V$  (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL(AC)} > -2 V$  (Pulse width less than  $t_{CYC}/2$ ). 12.  $T_{Power-up}$ : Assumes a linear ramp from 0 V to  $V_{DD(min.)}$  within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .



## Electrical Characteristics (continued)

## Over the Operating Range

| Parameter [11, 12] | Description                                      | Test Conditions  |                          | Min | Max | Unit |
|--------------------|--|--|--------------------------|-----|-----|------|
| I <sub>SB3</sub>   | Automatic CE power-down<br>current – CMOS inputs |  | 7.5-ns cycle,<br>133 MHz | _   | 75  | mA   |
|                    |  | f = f <sub>MAX</sub> , inputs switching  | 10-ns cycle,<br>100 MHz  | _   | 65  | mA   |
| I <sub>SB4</sub>   | Automatic CE power-down<br>current – TTL inputs  | $V_{DD}$ = Max, device deselected,<br>$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ ,<br>f = 0, inputs static | All speeds               | -   | 45  | mA   |

# Capacitance

| Parameter <sup>[13]</sup> | Description             | Test Conditions                                  | 100-pin TQFP<br>Max | Unit |
|---------------------------|-------------------------|--|---------------------|------|
| C <sub>IN</sub>           | Input capacitance       | $T_{A} = 25 ^{\circ}C, f = 1 \text{MHz},$        | 5                   | pF   |
| C <sub>CLOCK</sub>        | Clock input capacitance | V <sub>DD</sub> = 3.3 V, V <sub>DDQ</sub> =3.3 V | 5                   | pF   |
| C <sub>I/O</sub>          | I/O capacitance         |  | 5                   | pF   |

# **Thermal Resistance**

| Parameter <sup>[13]</sup> | Description                                 | Test Conditions  | 100-pin TQFP<br>Package | Unit |
|---------------------------|---|--|-------------------------|------|
| $\Theta_{JA}$             | Thermal resistance<br>(junction to ambient) | Test conditions follow standard test methods and procedures for measuring thermal impedance, per |                         | °C/W |
| Θ <sup>JC</sup>           | Thermal resistance<br>(junction to case)    | EIA/JESD51.  | 6.85                    | °C/W |


Note 13. Tested initially and after any design or process changes that may affect these parameters.




# AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms

## 3.3 V I/O Test Load







# **Switching Characteristics**

Over the Operating Range

| Parameter <sup>[14, 15]</sup> | Description   | -1  | 33  | -1  | 00  | 11   |
|-------------------------------|---|-----|-----|-----|-----|------|
|                               | Description   | Min | Мах | Min | Мах | Unit |
| t <sub>POWER</sub>            | V <sub>DD</sub> (typical) to the first access <sup>[16]</sup>                     | 1   | _   | 1   | _   | ms   |
| Clock                         |   | ŀ   |     |     |     |      |
| t <sub>CYC</sub>              | Clock cycle time  | 7.5 | -   | 10  | -   | ns   |
| t <sub>CH</sub>               | Clock HIGH  | 2.5 | -   | 4.0 | -   | ns   |
| t <sub>CL</sub>               | Clock LOW   | 2.5 | -   | 4.0 | -   | ns   |
| Output Times                  |   |     |     |     |     |      |
| t <sub>CDV</sub>              | Data output valid after CLK rise  | -   | 6.5 | -   | 8.0 | ns   |
| t <sub>DOH</sub>              | Data output hold after CLK rise   | 2.0 | -   | 2.0 | -   | ns   |
| t <sub>CLZ</sub>              | Clock to low Z <sup>[17, 18, 19]</sup>  | 0   | -   | 0   | -   | ns   |
| t <sub>CHZ</sub>              | Clock to high Z <sup>17, 18, 19]</sup>  | -   | 3.5 | -   | 3.5 | ns   |
| t <sub>OEV</sub>              | OE LOW to output valid  | _   | 3.5 | -   | 3.5 | ns   |
| t <sub>OELZ</sub>             | OE LOW to output low Z [17, 18, 19]   | 0   | -   | 0   | -   | ns   |
| t <sub>OEHZ</sub>             | OE HIGH to output high Z <sup>[17, 18, 19]</sup>                                  | -   | 3.5 | -   | 3.5 | ns   |
| Set-up Times                  |   |     |     |     |     |      |
| t <sub>AS</sub>               | Address set-up before CLK rise  | 1.5 | -   | 2.0 | -   | ns   |
| t <sub>ALS</sub>              | ADV/LD set-up before CLK rise   | 1.5 | -   | 2.0 | -   | ns   |
| t <sub>WES</sub>              | $\overline{\text{WE}}$ , $\overline{\text{BW}}_{\text{X}}$ set-up before CLK rise | 1.5 | -   | 2.0 | -   | ns   |
| t <sub>CENS</sub>             | CEN set-up before CLK rise  | 1.5 | -   | 2.0 | -   | ns   |
| t <sub>DS</sub>               | Data input set-up before CLK rise   | 1.5 | -   | 2.0 | -   | ns   |
| t <sub>CES</sub>              | Chip enable set-up before CLK rise  | 1.5 | -   | 2.0 | -   | ns   |
| Hold Times                    |   |     |     |     |     |      |
| t <sub>AH</sub>               | Address hold after CLK rise   | 0.5 | -   | 0.5 | -   | ns   |
| t <sub>ALH</sub>              | ADV/LD hold after CLK rise  | 0.5 | -   | 0.5 | -   | ns   |
| t <sub>WEH</sub>              | WE, BW <sub>X</sub> hold after CLK rise   | 0.5 | -   | 0.5 | -   | ns   |
| t <sub>CENH</sub>             | CEN hold after CLK rise   | 0.5 | -   | 0.5 | -   | ns   |
| t <sub>DH</sub>               | Data input hold after CLK rise  | 0.5 | -   | 0.5 | -   | ns   |
| t <sub>CEH</sub>              | Chip enable hold after CLK rise   | 0.5 | _   | 0.5 | -   | ns   |

Notes

14. Timing reference level is 1.5 V when V<sub>DDQ</sub> = 3.3 V and is 1.25 V when V<sub>DDQ</sub> = 2.5 V.
15. Test conditions shown in (a) of Figure 2 on page 12, unless otherwise noted.
16. This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power needs to be supplied above V<sub>DD(minimum)</sub> initially before a read or write operation can be initiated. be initiated.

17. t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>CLZ</sub>, t<sub>CLZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in part (b) of Figure 2 on page 12. Transition is measured ±200 mV from steady-state voltage.
18. At any given voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>OELZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve tristate prior to low Z under the same system conditions.
19. This parameter is sampled and not 100% tested.





# **Switching Waveforms**





Figure 3. Read/Write Waveforms <sup>[20, 21, 22]</sup>

Notes 20. For this waveform  $\underline{ZZ}$  is tied LOW. 21. When  $\overline{\overline{CE}}$  is LOW,  $\overline{\overline{CE}_1}$  is LOW,  $\overline{CE_2}$  is HIGH and  $\overline{\overline{CE}_3}$  is LOW. When  $\overline{\overline{CE}}$  is HIGH,  $\overline{\overline{CE}_1}$  is HIGH or  $\overline{CE_2}$  is LOW or  $\overline{\overline{CE}_3}$  is HIGH. 22. Order of the burst sequence is determined by the status of the MODE (0 = Linear, 1 = Interleaved). Burst operations are optional.



## Switching Waveforms (continued)



#### Notes

- **Notes** 23. For this waveform <u>ZZ</u> is tied LOW. 24. When  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH. 25. The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrates  $\overline{CEN}$  being used to create a pause. A write is not performed during this cycle. 26. Device must be deselected when entering ZZ mode. See truth table for all possible signal conditions to deselect the device.
- 27. DQs are in high Z when exiting ZZ sleep mode.



# **Ordering Information**


Cypress offers other versions of this type of product in many different configurations and features. The following table contains only the list of parts that are currently available.

For a complete listing of all options, visit the Cypress website at www.cypress.com and refer to the product summary page at <a href="http://www.cypress.com/products">http://www.cypress.com/products</a> or contact your local sales representative.

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

| Speed<br>(MHz) | Ordering Code    | Package<br>Diagram | Part and Package Type                   | Operating<br>Range |
|----------------|------------------|--------------------|---|--------------------|
| 100            | CY7C1351G-100AXC | 51-85050           | 100-pin TQFP (14 × 20 × 1.4 mm) Pb-free | Commercial         |
| 133            | CY7C1351G-133AXC | 51-85050           | 100-pin TQFP (14 × 20 × 1.4 mm) Pb-free |                    |


## **Ordering Code Definitions**





# **Package Diagrams**

Figure 6. 100-pin TQFP (14 × 20 × 1.4 mm) A100RA Package Outline, 51-85050



| SYMBOL  | DIM      | ENSIC  | DNS   |
|---------|----------|--------|-------|
| STIMBOL | MIN.     | NOM.   | MAX.  |
| Α       | —        | —      | 1.60  |
| A1      | 0.05     | —      | 0.15  |
| A2      | 1.35     | 1.40   | 1.45  |
| D       | 15.80    | 16.00  | 16.20 |
| D1      | 13.90    | 14.00  | 14.10 |
| E       | 21.80    | 22.00  | 22.20 |
| E1      | 19.90    | 20.00  | 20.10 |
| R1      | 0.08     | —      | 0.20  |
| R2      | 0.08     | —      | 0.20  |
| θ       | 0°       | —      | 7°    |
| θ1      | 0°       | —      | —     |
| θ2      | 11°      | 12°    | 13°   |
| с       | —        | —      | 0.20  |
| b       | 0.22     | 0.30   | 0.38  |
| L       | 0.45     | 0.60   | 0.75  |
| L1      | 1.00 REF |        |       |
| L2      | 0        | .25 BS | С     |
| L3      | 0.20     |        | _     |
| е       | 0        | .65 TY | Р     |

NOTE:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. BODY LENGTH DIMENSION DOES NOT
- INCLUDE MOLD PROTRUSION/END FLASH.
- MOLD PROTRUSION/END FLASH SHALL
- NOT EXCEED 0.0098 in (0.25 mm) PER SIDE. BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH.
- 3. JEDEC SPECIFICATION NO. REF: MS-026.

51-85050 \*G



# Acronyms

| Acronym | Description                                |
|---------|--|
| CMOS    | Complementary Metal Oxide Semiconductor    |
| CE      | Chip Enable                                |
| CEN     | Clock Enable                               |
| EIA     | Electronics Industries Alliance            |
| I/O     | Input/Output                               |
| JEDEC   | Joint Electron Devices Engineering Council |
| NoBL    | No Bus Latency                             |
| OE      | Output Enable                              |
| SRAM    | Static Random Access Memory                |
| TQFP    | Thin Quad Flat Pack                        |
| TTL     | Transistor-Transistor Logic                |
| WE      | Write Enable                               |

# **Document Conventions**

## **Units of Measure**

| Symbol | Unit of Measure |
|--------|-----------------|
| °C     | degree Celsius  |
| MHz    | megahertz       |
| μA     | microampere     |
| mA     | milliampere     |
| mm     | millimeter      |
| ms     | millisecond     |
| ns     | nanosecond      |
| %      | percent         |
| pF     | picofarad       |
| V      | volt            |
| W      | watt            |



# Errata

This section describes the Ram9 NoBL ZZ pin issue. Details include trigger conditions, the devices affected, proposed workaround and silicon revision applicability. Please contact your local Cypress sales representative if you have further questions.

#### Part Numbers Affected

| Density & Revision              | Package Type | Operating Range |
|---------------------------------|--------------|-----------------|
| 4Mb-Ram9 NoBL™ SRAMs: CY7C135*G | 100-pin TQFP | Commercial      |

#### Product Status

All of the devices in the Ram9 4Mb NoBL family are qualified and available in production quantities.

#### Ram9 NoBL ZZ Pin Issues Errata Summary

The following table defines the errata applicable to available Ram9 4Mb NoBL family devices.

| Item | Issues | Description   | Device | Fix Status   |
|------|--------|---|--------|--|
| 1.   |        | When asserted HIGH, the ZZ pin places<br>device in a "sleep" condition with data integrity<br>preserved. The ZZ pin currently does not have<br>an internal pull-down resistor and hence<br>cannot be left floating externally by the user<br>during normal mode of operation. |        | For the 4M Ram9 (90 nm)<br>devices, there is no plan to fix<br>this issue. |

#### 1. ZZ Pin Issue

PROBLEM DEFINITION

The problem occurs only when the device is operated in the normal mode with ZZ pin left floating. The ZZ pin on the SRAM device does not have an internal pull-down resistor. Switching noise in the system may cause the SRAM to recognize a HIGH on the ZZ input, which may cause the SRAM to enter sleep mode. This could result in incorrect or undesirable operation of the SRAM.

- TRIGGER CONDITIONS Device operated with ZZ pin left floating.
- SCOPE OF IMPACT When the ZZ pin is left floating, the device delivers incorrect data.
- WORKAROUND Tie the ZZ pin externally to ground.
- FIX STATUS For the 4M Ram9 (90 nm) devices, there is no plan to fix this issue.



# **Document History Page**

| Rev. | ECN No. | Orig. of<br>Change | Submission<br>Date | Description of Change   |
|------|---------|--------------------|--------------------|---|
| **   | 224360  | RKF                | 05/17/2004         | New data sheet.   |
| *A   | 276690  | VBL                | 10/14/2004         | Removed 66 MHz frequency related information in all instances across the document.<br>Updated Ordering Information (Updated part numbers; added comment of availability of BG lead-free package).   |
| *В   | 333626  | SYT                | 03/15/2005         | Updated Features (Removed 117 MHz frequency related information).<br>Updated Selection Guide (Removed 117 MHz frequency related information<br>Updated Pin Configurations (Modified Address Expansion balls in the pinour<br>for 100-pin TQFP and 119-ball BGA Packages as per JEDEC standards).<br>Updated Pin Definitions.<br>Updated Functional Overview (Updated ZZ Mode Electrical Characteristics<br>(Replaced "Snooze" with "Sleep")).<br>Updated Electrical Characteristics (Updated Test Conditions of V <sub>OL</sub> , V <sub>OH</sub><br>parameters, removed 117 MHz frequency related information).<br>Updated Truth Table (Replaced "Snooze" with "Sleep").<br>Updated Thermal Resistance (Replaced values of $\Theta_{JA}$ and $\Theta_{JC}$ parameter<br>from TBD to respective Thermal Values for all Packages).<br>Updated Switching Characteristics (Removed 117 MHz frequency related<br>information).<br>Updated Ordering Information (By shading and unshading MPNs as per<br>availability; changed the package name for 100-pin TQFP from A100RA to<br>A101).  |
| *C   | 418633  | RXU                | 01/06/2006         | Changed status from Preliminary to Final.<br>Changed address of Cypress Semiconductor Corporation from "3901 North<br>First Street" to "198 Champion Court".<br>Updated Electrical Characteristics (Updated Note 12 (Modified test conditio<br>from V <sub>DDQ</sub> < V <sub>DD</sub> to V <sub>DDQ</sub> ≤ V <sub>DD</sub> ), splitted V <sub>DDQ</sub> parameter into two rows (on<br>for 3.3 V I/O, another for 2.5 V I/O),<br>Updated Test Conditions of V <sub>OL</sub> , V <sub>OH</sub> parameters<br>(Changed Typo in Test Condition of V <sub>OH</sub> parameter<br>from "for 3.3 V I/O" to "for 3.3 V I/O, I <sub>OH</sub> = -4.0 mA" and<br>from "for 2.5 V I/O" to "for 2.5 V I/O, I <sub>OH</sub> = -1.0 mA",<br>changed Typo in Test Condition of V <sub>OL</sub> parameter<br>from "for 3.3 V I/O, I <sub>OH</sub> = -4.0 mA" to "for 3.3 V I/O, I <sub>OH</sub> = 8.0 mA" and<br>from "for 3.3 V I/O, I <sub>OH</sub> = -1.0 mA" to "for 3.3 V I/O, I <sub>OH</sub> = 8.0 mA" and<br>from "for 3.3 V I/O, I <sub>OH</sub> = -1.0 mA" to "for 3.3 V I/O, I <sub>OH</sub> = 1.0 mA"),<br>updated Test Conditions of V <sub>IH</sub> parameter<br>(Changed Typo in Test Condition of V <sub>IH</sub> parameter<br>from "for 3.3 V I/O, I <sub>OH</sub> = 8.0 mA" to "for 3.3 V I/O" and<br>from "for 2.5 V I/O, I <sub>OH</sub> = 1.0 mA" to "for 2.5 V I/O"),<br>changed "Input Load Current except ZZ and MODE" to "Input Leakage Current<br>except ZZ and MODE",<br>updated Test Conditions of I <sub>X</sub> parameter<br>(Changed Typo in Test Condition of I <sub>X</sub> parameter (Corresponding to Input Loa<br>Current except ZZ and MODE) from "for 3.3 V" to "GND $\leq$ V <sub>I</sub> $\leq$ V <sub>DDQ</sub> ",<br>changed Typo in Test Condition of I <sub>X</sub> parameter (Corresponding to Input Loa<br>Current of Mode) from "for 2.5 V I/O and "GND $\leq$ V <sub>I</sub> $\leq$ V <sub>DDQ</sub> ",<br>changed Typo in Test Condition of I <sub>SB4</sub> parameter<br>(Changed Typo in Test Condition of I <sub>SB4</sub> parameter<br>(Changed Typo in Test Condition of I <sub>SB4</sub> parameter from "V <sub>IN</sub> $\geq$ V <sub>DDQ</sub> – 0.3 '<br>or V <sub>IN</sub> $\leq$ 0.3V" to "V <sub>IN</sub> $\geq$ V <sub>IH</sub> or V <sub>IN</sub> $\leq$ V <sub>IL</sub> ")).<br>Updated Ordering Information (Updated part numbers; replaced Package<br>Name column with Package Diagram in the Ordering Information table).<br>Updated Package Diagrams (spec 51-85050 (changed revision from *A to *B) |



# Document History Page (continued)

| Rev. | ECN No. | Orig. of<br>Change | Submission<br>Date | Description of Change  |
|------|---------|--------------------|--------------------|--|
| *D   | 480124  | VKN                | 07/14/2006         | Updated Maximum Ratings (Added the Maximum Rating for Supply Voltage<br>on V <sub>DDQ</sub> Relative to GND).<br>Updated Ordering Information (Updated part numbers).  |
| *E   | 2896584 | NJY                | 03/20/2010         | Updated Ordering Information (Updated part numbers).<br>Updated Package Diagrams:<br>spec 51-85050 – Changed revision from *B to *C.<br>spec 51-85115 – Changed revision from *B to *C.  |
| *F   | 3033272 | NJY                | 09/19/2010         | Updated Ordering Information:<br>No change in part numbers.<br>Added Ordering Code Definitions.<br>Added Acronyms and Units of Measure.<br>Minor edits.<br>Updated to new template.<br>Completing Sunset Review.   |
| *G   | 3067198 | NJY                | 10/20/2010         | Updated Ordering Information (Updated part numbers).   |
| *H   | 3096309 | NJY                | 11/28/2010         | Updated Functional Description:<br>Updated description.  |
| *    | 3353119 | PRIT               | 08/24/2011         | Updated Functional Description (Updated the Note as "For best practice recommendations, refer to SRAM System Guidelines.").<br>Updated Package Diagrams (spec 51-85050 (changed revision from *C to *D Completing Sunset Review.   |
| *ئ   | 3616656 | PRIT               | 05/14/2012         | Updated Features (Removed 119-ball BGA package related information).<br>Updated Functional Description (Removed the Note "For best practice<br>recommendations, refer to SRAM System Guidelines." and its reference).<br>Updated Pin Configurations (Removed 119-ball BGA package related<br>information).<br>Updated Operating Range (Removed Industrial Temperature Range).<br>Updated Capacitance (Removed 119-ball BGA package related information<br>Updated Thermal Resistance (Removed 119-ball BGA package related<br>information).<br>Updated Package Diagrams (Removed 119-ball BGA package related<br>information). |
| *K   | 3767562 | PRIT               | 10/05/2012         | No technical updates.<br>Completing Sunset Review.   |
| *L   | 3980362 | PRIT               | 04/24/2013         | Added Errata.  |
| *М   | 4038283 | PRIT               | 06/25/2013         | Added Errata Footnotes.<br>Updated to new template.  |
| *N   | 4146701 | PRIT               | 10/04/2013         | Updated Errata.  |
| *0   | 4540469 | PRIT               | 10/16/2014         | Updated Package Diagrams:<br>spec 51-85050 – Changed revision from *D to *E.<br>Completing Sunset Review.  |
| *P   | 4572829 | PRIT               | 11/18/2014         | Updated Functional Description:<br>Added "For a complete list of related documentation, click here." at the end  |
| *Q   | 5508643 | PRIT               | 11/03/2016         | Updated Package Diagrams:<br>spec 51-85050 – Changed revision from *E to *F.<br>Updated to new template.<br>Completing Sunset Review.  |



# Document History Page (continued)

| Document Title: CY7C1351G, 4-Mbit (128K × 36) Flow-Through SRAM with NoBL™ Architecture Document Number: 38-05513 |         |                    |                    |  |  |
|---|---------|--------------------|--------------------|--|--|
| Rev.  | ECN No. | Orig. of<br>Change | Submission<br>Date | Description of Change  |  |
| *R  | 5999437 | RMES               | 01/09/2018         | Updated Ordering Information:<br>No change in part numbers.<br>Updated Ordering Code Definitions.<br>Updated Package Diagrams:<br>spec 51-85050 – Changed revision from *F to *G.<br>Updated to new template.<br>Completing Sunset Review. |  |



## Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

| Arm <sup>®</sup> Cortex <sup>®</sup> Microcontrollers | cypress.com/arm        |
|---|------------------------|
| Automotive  | cypress.com/automotive |
| Clocks & Buffers                                      | cypress.com/clocks     |
| Interface   | cypress.com/interface  |
| Internet of Things                                    | cypress.com/iot        |
| Memory  | cypress.com/memory     |
| Microcontrollers                                      | cypress.com/mcu        |
| PSoC  | cypress.com/psoc       |
| Power Management ICs                                  | cypress.com/pmic       |
| Touch Sensing   | cypress.com/touch      |
| USB Controllers                                       | cypress.com/usb        |
| Wireless Connectivity                                 | cypress.com/wireless   |

## PSoC<sup>®</sup> Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community Community | Projects | Video | Blogs | Training | Components

Technical Support cypress.com/support

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

#### Document Number: 38-05513 Rev. \*R

#### Revised January 9, 2018

Page 23 of 23

ZBT is a trademark of Integrated Device Technology, Inc. NoBL and No Bus Latency are trademarks of Cypress Semiconductor Corporation.

<sup>©</sup> Cypress Semiconductor Corporation, 2004-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and other countries thereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software is not accompanied by a license with cypress hardware produce the Software is of Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.