

# LC<sup>2</sup>MOS Dual, Complete, 12-Bit/14-Bit Serial DACs

## AD7242/AD7244

#### **FEATURES**

Two 12-Bit/14-Bit DACs with Output Amplifiers

AD7242: 12-Bit Resolution AD7244: 14-Bit Resolution On-Chip Voltage Reference Fast Settling Time

AD7242: 3 μs to ±1/2 LSB AD7244: 4 μs to ±1/2 LSB High Speed Serial Interface Operates from ±5 V Supplies

Specified Over -40°C to +85°C in Plastic Packages

Low Plower - 130 mW typ

#### GENERAL DESCRIPTION


The AD7242/AD7244 is a fast, complete, dual 12 bit 14-bit voltage output D/A converter. It consists of a 12-bit 14-bit DAC, 3 V buried Zener reference, DAC output amplifiers and high speed serial interface logic.

Interfacing to both DACs is serial, minimizing pin count and allowing a small package size. Standard control signals allow interfacing to most DSP processors and microcontrollers. Asynchronous control of DAC updating for both DACs is made possible with a separate  $\overline{\text{LDAC}}$  input for each DAC.

The AD7242/AD7244 operates from  $\pm 5$  V power supplies, providing an analog output range of  $\pm 3$  V. A REF OUT/REF IN function allows the DACs to be driven from the on-chip 3 V reference or from an external reference source.

The AD7242/AD7244 is fabricated in Linear Compatible CMOS (LC²MOS), an advanced mixed technology process that combines precision bipolar circuits with low power CMOS logic. Both parts are available in a 24-pin, 0.3-inch wide, plastic or hermetic dual-in-line package (DIP) and in a 28-pin, plastic small outline (SOIC) package. The AD7242 and AD7244 are available in the same pinout to allow easy upgrade from 12-bit to 14-bit performance.

#### FUNCTIONAL BLOCK DIAGRAM



- 1. Complete, Dual 12-Bit/14-Bit DACs
  - The AD7242/AD7244 provides the complete function for generating voltages to 12-bit/14-bit resolution. The part features an on-chip reference, output buffer amplifiers and two 12-bit/14-bit D/A converters.
- 2. High Speed Serial Interface

The AD7242/AD7244 provides a high speed, easy-to-use, serial interface allowing direct interfacing to DSP processors and microcontrollers. A separate serial port is provided for each DAC.

3. Small Package Size

The AD7242/AD7244 is available in a 24-pin DIP and a 28-pin SOIC package offering considerable space saving over comparable solutions.

#### REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

## $\textbf{AD7242/AD7244} \textbf{-SPECIFICATIONS} \text{ ($V_{DD} = +5$ V \pm 5\%$ $V_{SS} = -5$ V \pm 5\%$, AGND = DGND = 0 V, REF INA = $PECIFICATIONS$ ($V_{DD} = +5$ V \times 5\%$ $V_{SS} = -5$ V \times 5\%$, AGND = DGND = 0 V, REF INA = $PECIFICATIONS$ ($V_{DD} = +5$ V \times 5\%$ $V_{SS} = -5$ V \times 5\%$, AGND = DGND = 0 V, REF INA = $PECIFICATIONS$ ($V_{DD} = +5$ V \times 5\%$ $V_{SS} = -5$ V \times 5\%$, AGND = DGND = 0 V, REF INA = $PECIFICATIONS$ ($V_{DD} = +5$ V \times 5\%$ $V_{SS} = -5$ V \times 5\%$, AGND = DGND = 0 V, REF INA = $PECIFICATIONS$ ($V_{DD} = +5$ V \times 5\%$ $V_{SD} = -5$ V \times 5\%$, AGND = DGND = 0 V, REF INA = $PECIFICATIONS$ ($V_{DD} = +5$ V \times 5\%$ $V_{SD} = -5$ V \times 5\%$, AGND = DGND = 0 V, REF INA = $PECIFICATIONS$ ($V_{DD} = +5$ V \times 5\%$ $V_{SD} = -5$ V \times 5\%$, AGND = DGND = 0 V, REF INA = $PECIFICATIONS$ ($V_{DD} = +5$ V \times 5\%$ $V_{SD} = -5$ V \times 5\%$, AGND = DGND = 0 V, REF INA = $PECIFICATIONS$ ($V_{DD} = +5$ V \times 5\%$ $V_{SD} = -5$ V \times 5\%$, AGND = DGND = 0 V, REF INA = $PECIFICATIONS$ ($V_{DD} = +5$ V \times 5\%$ $V_{SD} = -5$ V \times 5\%$, AGND = DGND = 0 V, REF INA = $PECIFICATIONS$ ($V_{DD} = +5$ V \times 5\%$ $V_{SD} = -5$ V \times 5\%$, AGND = DGND = 0 V, REF INA = $PECIFICATIONS$ ($V_{DD} = +5$ V \times 5\%$ $V_{SD} = -5$ V \times 5\%$, AGND = DGND = 0 V, REF INA = $PECIFICATIONS$ ($V_{DD} = +5$ V \times 5\%$ $V_{SD} = -5$ V \times 5\%$, AGND = DGND = 0 V, REF INA = $PECIFICATIONS$ ($V_{DD} = +5$ V \times 5\%$, AGND = DGND = 0 V, REF INA = $PECIFICATIONS$ ($V_{DD} = +5$ V \times 5\%$, AGND = DGND = 0 V, REF INA = $PECIFICATIONS$ ($V_{DD} = +5$ V \times 5\%$, AGND = PGND = 0 V, REF INA = $PECIFICATIONS$ ($V_{DD} = +5$ V \times 5\%$, AGND = PGND = 0 V, REF INA = $PECIFICATIONS$ ($V_{DD} = +5$ V \times 5\%$, AGND = PGND = 0 V, REF INA = $PECIFICATIONS$ ($V_{DD} = +5$ V \times 5\%$, AGND = PGND = 0 V, REF INA = $PECIFICATIONS$ ($V_{DD} = +5$ V \times 5\%$, AGND = PGND = 0 V, REF INA = $PECIFICATIONS$ ($V_{DD} = +5$ V \times 5\%$, AGND = PGND = 0 V, REF INA = $PECIFICATIONS$ ($V_{DD}$

All Specifications  $T_{MIN}$  to  $T_{MAX}$  unless otherwise noted.)

	AD'	7242		
Parameter	J, A Versions <sup>1</sup>	K, B Versions <sup>1</sup>	Units	Test Conditions/Comments
DC ACCURACY				
Resolution	12	12	Bits	
Integral Nonlinearity	±1	$\pm 1/2$	LSB max	
e ,		l '		Guaranteed Monotonic
Differential Nonlinearity	±1	±1	LSB max	Guaranteed Monotonic
Bipolar Zero Error	±5	±5	LSB max	
Positive Full-Scale Error <sup>2</sup>	±5	±5	LSB max	
Negative Full-Scale Error <sup>2</sup>	±5	±5	LSB max	
REFERENCE OUTPUT <sup>3</sup>				
REF OUT @ +25°C	2.99/3.01	2.99/3.01	V min/V max	
$T_{MIN}$ to $T_{MAX}$	2.98/3.02	2.98/3.02	V min/V max	
REF OUT Tempco	35	35	ppm/°C typ	
Reference Load Change		~~	77 0 137	
ΔREF OUT vs. ΔI)	-1	-1	mV max	Reference Load Current Change (0 μA–500 μA)
		_	/	The second of th
REFERENCE INPUTS  REF INA, REF INB Input Range	2.85/3.15	2 95/2 15	V min/V max	2 V + 59/
	11 /	2.85/3.15	, ,	3 V ± 5%
Input Current	$\mathcal{V}^1$	1	μA max	
LOGICHAPUTS				
(LDACA LDACE THSA, TF3B,		† / <u> </u>	\ ~	
TCLKA, TCLKB DTA, DTB)				
		۱	J	V 15-1 50/
Input High Voltage, VINH		] 1.4	Y m/n /	$V_{DD} \neq 5 \overline{V} \pm 5\%$
Input Low Voltage, V <sub>INL</sub>	0.8	0.8	/ m/ax /	$V_{DD} = 5 V + 5\%$
Input Current, I <sub>IN</sub>	±10	±\(\frac{1}{2}\)	/µA/max/	$V_{IN} = 0$ V to $V_{DD}$
Input Capacitance, C <sub>IN</sub> <sup>4</sup>	10	10	pH mak	
ANALOG OUTPUTS			L -	
$(V_{\text{OUTA}}, V_{\text{OUTB}})$				$I \cap I \cap I \cap I$
Output Voltage Range	±3	±3	V nom	
DC Output Impedance	0.1	0.1	Ω typ	
Short Circuit Current	20	20		
Short Circuit Current	20	20	mA typ	7 [
AC CHARACTERISTICS <sup>4</sup>				
Voltage Output Settling Time				Settling Time to Within ± 1/2 LSB of Final Value
Positive Full-Scale Change	3	3	μs max	Typically 2 μs
Negative Full-Scale Change	3	3	μs max	Typically 2 µs
Digital-to-Analog Glitch Impulse	10	10	nV secs typ	DAC Code Change All 1s to All 0s
Digital Feedthrough	2	2	nV secs typ	
Channel-to-Channel Isolation	110	110	dB typ	V <sub>OUT</sub> = 10 kHz Sine Wave
DOWED DECLIDEMENTS				
POWER REQUIREMENTS	+5	+5	V nom	±5% for Specified Performance
$ m V_{DD}$				1
$V_{SS}$	_5 _5	_5 _5	V nom	±5% for Specified Performance
$I_{ m DD}$	27	27	mA max	Cumulative Current from the Two V <sub>DD</sub> Pins
$I_{SS}$	15	15	mA max	Cumulative Current from the Two V <sub>SS</sub> Pins
Total Power Dissipation	195	195	mW max	Typically 130 mW

Specifications subject to change without notice.

#### **AD7242 ORDERING GUIDE**

Model	Temperature Range	Integral Nonlinearity	Package Option*
AD7242JN	−40°C to +85°C	±1 LSB max	N-24
AD7242KN	−40°C to +85°C	±1/2 LSB max	N-24
AD7242JR	−40°C to +85°C	±1 LSB max	R-28
AD7242KR	−40°C to +85°C	±1/2 LSB max	R-28
AD7242AQ	−40°C to +85°C	±1 LSB max	Q-24
AD7242BQ	−40°C to +85°C	±1/2 LSB max	Q-24

<sup>\*</sup>N = Plastic DIP; Q = Cerdip; R = Small Outline IC (SOIC).

NOTES

1 Temperature ranges are as follows: J, K Versions: -40°C to +85°C; A, B Versions: -40°C to +85°C.

<sup>&</sup>lt;sup>2</sup>Measured with respect to REF IN and includes bipolar offset error.

<sup>&</sup>lt;sup>3</sup>For capacitive loads greater than 50 pF, a series resistor is required (see Internal Reference section).

<sup>&</sup>lt;sup>4</sup>Sample tested @ +25°C to ensure compliance.

	AD7			
Parameter	J, A Versions <sup>1</sup>	S Version <sup>1</sup>	Units	Test Conditions/Comments
DC ACCURACY				
Resolution	14	14	Bits	
Integral Nonlinearity	±2	±2	LSB max	
•	$\begin{vmatrix} \pm 2 \\ \pm 1 \end{vmatrix}$	$\begin{vmatrix} \pm 2 \\ \pm 1 \end{vmatrix}$	LSB max	Guaranteed Monotonic
Differential Nonlinearity				Guaranteed Monotonic
Bipolar Zero Error	±10	±10	LSB max	
Positive Full-Scale Error <sup>2</sup>	±10	±10	LSB max	
Negative Full-Scale Error <sup>2</sup>	±10	±10	LSB max	
REFERENCE OUTPUT <sup>3</sup>				
REF OUT @ +25°C	2.99/3.01	2.99/3.01	V min/V max	
$T_{MIN}$ to $T_{MAX}$	2.98/3.02	2.98/3.02	V min/V max	
REF OUT Tempco	35	35	ppm/°C typ	
Reference Load Change			ppin G typ	
(AREF OUT vs. $\Delta I$ )	-1	-1	mV max	Reference Load Current Change (0 μA–500 μA)
	1	1	III v III ax	Reference Load Current Change (0 µr 500 µr)
EFERENCE INPUTS	0.05/0.15	0.05/0.15	** * **	2.77 + 50/
REF INA REF INB Input Range	2.85/3.15	2.85/3.15	V min/V max	3 V ± 5%
Input Current / _ )		1	μA max	
QGIC NPUTS				
(LDACA LDACB TFSA, TFSB,				
TCLKA, TCLKB, DTA, DTB)		$/ \sim $		
	$+$ $\sim$ $\sim$	/  _/ \ \ \ \	\ \. \. \. \.	TT 5 TT 1 50/
Input High Voltage, V <sub>INH</sub>	12.4	2/4 0.8	)   y miy	$V_{DD} = 5 \text{ V} \pm 5\%$
Input Low Voltage, $\overrightarrow{V_{\text{INL}}}$	( ) <u>%</u>		// m/x	$\mathbf{y}_{\mathrm{DD}} = 5  \nabla \pm 5\%$
Input Current, I <sub>IN</sub>	±10 \	[ <del>] 1</del> 10 /	μ <u>A</u> max	$V_{\rm IN} \neq 0$ $V_{\rm D} = 0$
Input Capacitance, C <sub>IN</sub> <sup>4</sup>	10	10	pFmax	
NALOG OUTPUTS			1 L	
			4	
(V <sub>OUTA</sub> , V <sub>OUTB</sub> )			;  <i> </i>	
Output Voltage Range	±3	±3	V nom	+ $  -$
DC Output Impedance	0.1	0.1	$\Omega$ typ	
Short Circuit Current	20	20	mA typ	
C CHARACTERISTICS <sup>4</sup>				
Voltage Output Settling Time				Settling Time to Within ±1/2 LSB of Final Val
Positive Full-Scale Change	4	4	μs max	Typically 2.5 μs
Negative Full-Scale Change	4	4	μs max	Typically 2.5 µs
Digital-to-Analog Glitch Impulse	10	10	nV secs typ	DAC Code Change All 1s to All 0s
Digital Feedthrough	2	2	nV secs typ	
Channel-to-Channel Isolation	110	110	dB typ	V <sub>OUT</sub> = 10 kHz Sine Wave
OWED DECLIDEMENTS				
OWER REQUIREMENTS	15	1.5	V nom	+5% for Specified Performance
$V_{ m DD}$	+5	+5		±5% for Specified Performance
$V_{SS}$	_5 _5	_5 	V nom	±5% for Specified Performance
$I_{ m DD}$	27	28	mA max	Cumulative Current from the Two V <sub>DD</sub> Pins
$I_{SS}$	15	15	mA max	Cumulative Current from the Two V <sub>SS</sub> Pins
Total Power Dissipation	195	205	mW max	Typically 130 mW

#### **AD7244 ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Integral Nonlinearity	Package Option <sup>2</sup>
AD7244JN	−40°C to +85°C	±2 LSB max	N-24
AD7244JR	−40°C to +85°C	±2 LSB max	R-28
AD7244AQ	−40°C to +85°C	±2 LSB max	Q-24
AD7244SQ <sup>3</sup>	−55°C to +125°C	±2 LSB max	Q-24

NOTES  $^1$ Temperature ranges are as follows: J Version:  $0^{\circ}$ C to  $+70^{\circ}$ C; A Version:  $-40^{\circ}$ C to  $+85^{\circ}$ C; S Version:  $-55^{\circ}$ C to  $+125^{\circ}$ C.  $^2$ Measured with respect to REF IN and includes bipolar offset error.

 $<sup>^3</sup>$ For capacitive loads greater than 50 pF, a series resistor is required (see Internal Reference section).  $^4$ Sample tested @  $+25^{\circ}$ C to ensure compliance.

Specifications subject to change without notice.

 $<sup>^1\</sup>mbox{To}$  order MIL-STD-883, Class B, processed parts, add /883B to part number.

Contact local sales office for military data sheet and availability.

 $<sup>^{2}</sup>N$  = Plastic DIP; Q = Cerdip; R = Small Outline IC (SOIC).

<sup>&</sup>lt;sup>3</sup>This grade will be available to /883B processing only.

## TIMING CHARACTERISTICS<sup>1, 2</sup> ( $v_{DD} = +5 \text{ V} \pm 5\%$ , $v_{SS} = -5 \text{ V} \pm 5\%$ , agnd = dgnd = 0 v)


Parameter	Limit at $T_{MIN}$ , $T_{MAX}$ (J, K, A, B Versions)	Limit at $T_{MIN}$ , $T_{MAX}$ (S Version)	Units	Conditions/Comments
$t_1$	50	50	ns min	TFS to TCLK Falling Edge
$t_2$	75	100	ns min	TCLK Falling Edge to $\overline{\text{TFS}}$
$t_3^3$	150	200	ns min	TCLK Cycle Time
$t_4$	30	40	ns min	Data Valid to TCLK Setup Time
t <sub>5</sub>	75	100	ns min	Data Valid to TCLK Hold Time
t <sub>6</sub>	40	40	ns min	LDAC Pulse Width

#### NOTES

<sup>1</sup>Timing specifications are sample tested at +25°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.

<sup>2</sup>See Fig

<sup>3</sup>TOLK Mark/Spa ratio is 40/60 to 60/40.



Storage Temperature Range ..... -65°C to +150°C Lead Temperature (Soldering, 10 sec) ..... +300°C Power Dissipation (Any Package) to +75°C ...... 550 mW Derates above +75°C by ...... 6 mW/°C

resses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, functional operation at these or any other conditions above those listed in the operational sections of his specification is not implied. Exposure to absolute maximum rating onditions for extended periods may affect device reliability


AD7244 ..... 0°C to +70°C AD7242 ..... -40°C to +85°C 

ESD SENSITIVE DEVICE

#### **CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7242/AD7244 feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

#### PIN CONFIGURATIONS



#### AD7242/AD7244 PIN FUNCTION DESCRIPTION

DIP		AD /242/AD /244 I IN FUNCTION DESCRIPTION
Pin No.	Mnemonic	Description
1	LDACA	Load DAC, Logic Input. A new word is transferred into DAC Latch A from input Latch A on the falling edge of this signal. If $\overline{\text{LDACA}}$ is hard-wired low, data is transferred from input Latch A to DAC Latch A on the sixteenth falling edge of TCLKA after $\overline{\text{TFSA}}$ goes low.
2	TFSA	Transmit Frame Synchronization, Logic Input. This is a frame or synchronization signal for DACA data with serial data expected after the falling edge of this signal.
3	DTA	Transmit Data, Logic Input. This is the data input which is used in conjunction with TFSA and TCLKA to transfer serial data to input Latch A.
4	TCLKA	Transmit Clock, Logic Input. Serial data bits for DACA are latched on the falling edge of TCLKA when $\overline{\text{TFSA}}$ is low.
5	DGND	Digital Ground. Both DGND pins for the device must be tied together at the device.
6	TP1	Test Pin 1. Used when testing the device. Do not connect anything to this pin.
/ / \	$V_{\rm DD}$	Positive Power Supply, 5 V $\pm$ 5%. Both $V_{DD}$ pins for the device must be tied together at the device.
(8)	AGND/	Analog Ground. Both AGND pins for the device must be tied together at the device.
(6)	Volute	Analog Output Voltage from DACB. This output comes from a buffer amplifier. The range is bipolar, ±3 With REFINB = +3 V.
10	$y_{ss} $	Negative Power Supply, 5 V ± 5% Both V <sub>53</sub> pins for the device must be tied together at the device.
11	T72	Test Pin 2. Used when testing the device. Do not connect anything to this pin.
12	REF INB	DACB Voltage Reference Input. The voltage reference for DACB is applied to this pin. It is internally buffered before being applied to DACB. The nominal reference voltage for correct operation of the AD7242/AD7244 is V.
13	LDACB	Load DAC, Logic Input. A new word is transferred into DAC Latch B from input Latch B on the fall- ing edge of this signal. If LDACB is hard-wired low, data is transferred from input Latch B to DAC Latch B on the sixteenth falling edge of TCLKB after TFSB goes low.
14	TFSB	Transmit Frame Synchronization, Logic Input. This is a frame or synchronization signal for DACB data with serial data expected after the falling edge of this signal.
15	DTB	Transmit Data, Logic Input. This is the data input used in conjunction with TFSB and TCLKB to transfer serial data to input Latch B.
16	TCLKB	Transmit Clock, Logic Input. Serial data bits for DACB are latched on the falling edge of TCLKB when $\overline{\text{TFSB}}$ is low.
17	DGND	Digital Ground. Both DGND pins for the device must be tied together at the device.
18	TP3	Test Pin 3. Used when testing the device. Do not connect anything to this pin.
19	$V_{ m DD}$	Positive Power Supply, 5 V $\pm$ 5%. Both $V_{DD}$ pins for the device must be tied together at the device.
20	AGND	Analog Ground. Both AGND pins for the device must be tied together at the device.
21	V <sub>OUTA</sub>	Analog Output Voltage from DACA. This output comes from a buffer amplifier. The range is bipolar, $\pm 3$ V with REF INA = $\pm 3$ V.
22	V <sub>SS</sub>	Negative Power Supply, $-5 \text{ V} \pm 5\%$ . Both $V_{SS}$ pins for the device must be tied together at the device.
23	REF OUT	Voltage Reference Output. To operate the DACs with this internal reference, REF OUT should be connected to both REF INA and REF INB. The external load capability of the reference is 500 μA.
24	REF INA	DACA Voltage Reference Input. The voltage reference for DACA is applied to this pin. It is internally buffered before being applied to DACA. The nominal reference voltage for correct operation of the AD7242/AD7244 is 3 V.

REV. A -5-

#### CIRCUIT DESCRIPTION

The AD7242/AD7244 contains two 12-bit/14-bit D/A converters, each with an output buffer amplifier. The part also contains a reference input buffer amplifier for each DAC, and an on-chip 3 V reference.

#### D/A Section

The AD7242/AD7244 contains two 12-bit/14-bit voltage mode D/A converters, each consisting of highly stable thin-film resistors and high speed single-pole, double-throw switches. The simplified circuit diagram for the DAC section is shown in Figure 1. The three MSBs of the data word are decoded to drive the seven switches A-G. On the AD7242, the 9 LSBs switch a

9-bit R-2R ladder structure while on the AD7244, the 11 LSBs switch an 11-bit R-2R ladder structure. The output voltage from this converter has the same polarity as the reference voltage, REF IN.

The REF IN voltage is internally buffered by a unity gain amplifier before being applied to the D/A converters and the bipolar bias circuitry. The D/A converter is configured and scaled for a 3 V reference, and the device is tested with 3 V applied to REF IN. Operating the AD7242/AD7244 at reference voltages outside the  $\pm 5\%$  tolerance range may result in degraded performance from the part.




Figure 2. Circuit Connection for REF OUT with an External Capacitive Load of Greater Than 50 pF

#### V<sub>OUT</sub> (+5∀) AD586 REF 3kΩ TGND 12-BIT/14-BIT 1kO DAC REF 5kΩ **≶** INB 12-BIT/14-BIT AGND AGND AD7242/AD7244\* \*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 3. AD586 Driving AD7242/AD7244 Reference Inputs

and is capable of providing up to 500 µA to an external load. The maximum recommended capacitance on the reference output pin for normal operation is 50 pF. If the reference output is required to drive a capacitive load greater than 50 pF, a 200  $\Omega$  resistor should be placed in series with the capacitive load. Decoupling the REF OUT pin with a series  $200 \Omega$  resistor and a parallel combination of a 10 µF tantalum capacitor and a 0.1 µF ceramic capacitor as in Figure 2 reduces the noise spectral density of the reference (see Figure 4). Using this decoupling scheme to generate the reference voltage for REF INA and REF INB gives a channel-to-channel isolation number of 110 dB (connecting REF OUT directly to REF INA and REF INB gives 80 dB). The channel-to-channel isolation is 110 dB using an external reference.

#### **External Reference**

In some applications, the user may require a system reference or some other external reference to drive the AD7242/AD7244 reference inputs. Figure 3 shows how the AD586 reference can be conditioned to provide the 3 V reference required by the AD7242/AD7244 reference inputs.

#### **Output Amplifier**

The outputs from each of the voltage-mode DACs are buffered by a noninverting amplifier. The buffer amplifier is capable of developing  $\pm 3~V$  across a 2 k $\Omega$  and 100 pF load to ground, and can produce 6 V peak-to-peak sine wave signals to a frequency of 20 kHz. The output is updated on the falling edge of the respective  $\overline{LDAC}$  input. The output voltage settling time, to within 1/2 LSB of its final value, is typically less than 2  $\mu s$  for the AD7242 and 2.5  $\mu s$  for the AD7244.

The small signal (200 mV p-p) bandwidth of the output buffer amplifier is typically 1 MHz. The output noise from the amplifier is low, with a figure of 30 nV/ $\sqrt{\rm Hz}$  at a frequency of 1 kHz. The broadband noise from the amplifier exhibits a typical peak-to-peak figure of 150  $\mu$ V for a 1 MHz output bandwidth. Figure 4 shows a typical plot of noise spectral density versus frequency for the output buffer amplifier and for the on-chip reference (including and excluding the decoupling





Figure 4. Noise Spectral Density vs. Frequency

#### TRANSFER FUNCTION

The basic circuit configuration for the AD7242/AD7244 is shown in Figure 5. Table I and Table II show the ideal input code to output voltage relationship for the AD7242 and AD7244 respectively. Input coding for the AD7242/AD7244 is 2s complement.



\*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 5. Basic Connection Diagram

For the AD7242, the output voltage can be expressed in terms of the input code, N, using the following relationship:

$$V_{OUT} = \frac{2 \bullet N \bullet REF\ IN}{4096}$$

where  $-2048 \le N \le +2047$ 

For the AD7244, the output voltage can be expressed in terms of the input code, N, using the following relationship:

$$V_{OUT} = \frac{2 \bullet N \bullet REF\ IN}{16384}$$

where  $-8192 \le N \le +8191$ 

Table I. AD7242 Ideal Input/Output Code Table Code

DAC Lat MSB	ch Contents LSB	Analog Output, V <sub>OUT</sub> *
01 11 111	1 1111	+2.998535 V
01 11 111	1 1110	+2.99707 V
00 00 000	00 0001	+0.001465 V
00 00 000	00 0000	0 V
/11 11 111	1 1111	-0.001465 V
/10 00 000	00/0001	-2.998535 V
10 00 000	_	7 <del>-3</del> V
*Assuming	REF IN +3 V.	put/Output Code Table Code
*Assuming Table 11. A	D 244 Ideal Ing	put/Output Code Table Code
*Assuming Table 11. A DAC Lat MSB	D7244 Ideal Inj ch-Contents LSB	Anglog Output, V <sub>OUT</sub> *
Table H. A.  DAC Lat  MSB  01 1111 1	D 244 Ideal Inport Contents LSB	Anglog Output, V <sub>OUT</sub> * +2.999634
*Assuming   Table fi. A  DAC Lat  MSB  01 1111 1  01 1111 1	D 244 Ideal Inport	Anglog Output, V <sub>OUT</sub> * +2.999634 V +2.99268 V
*Assuming   Table H. A  DAC Lat  MSB  01 1111 1	D 244 Ideal Inport	Anglog Output, V <sub>OUT</sub> * +2.999634
*Assuming   Table fil. A  DAC Lat  MSB  01 1111 1 00 0000 0	D 244 Ideal Inport	Anglog Output, V <sub>OUT</sub> * +2.999634 V +2.99268 V
*Assuming   Table fi. A: DAC Lat MSB  01 1111 1 00 0000 0	D7244 Ideal Inj Ch-Contents LSB 111 1111 111 1110 0000 0001 0000 0000	Anglog Output, V <sub>OUT</sub> * +2.999634 V +2.99268 V +0.000366 V
*Assuming   Table fl. A:  DAC Lat MSB  01 1111 1 00 0000 0 00 0000 0	D7244 Ideal Inj Ch Contents LSB 111 1111 111 1110 0000 0001 0000 0000 111 1111	Analog Output, V <sub>OUT</sub> * +2.999634 V +2.99268 V +0.000366 V 0 V

<sup>\*</sup>Assuming REF IN = +3 V.

#### TIMING AND CONTROL

TFS

Communication with the AD7242/AD7244 is via six serial logic inputs. These consist of separate serial clocks, word framing and data lines for each DAC. DAC updating is controlled by two digital inputs: LDACA for updating V<sub>OUTA</sub> and LDACB for updating V<sub>OUTB</sub>. These inputs can be asserted independently of the microprocessor by an external timer when precise updating intervals are required. Alternatively, the LDACA and LDACB inputs can be driven from a decoded address bus allowing the microprocessor control over DAC updating as well as data communication to the AD7242/AD7244 input latches.

The AD7242/AD7244 contains two latches per DAC, an input latch and a DAC latch. Data must be loaded to the input latch under the control of TCLKA, TFSA and DTA for input Latch A and TCLKB, TFSB and DTB for input Latch B. Data is then transferred from input Latch A to DAC Latch A under the control of the LDACA signal, while LDACB controls the loading of DAC Latch B from input Latch B. Only the data held in the DAC latches determines the analog outputs of the AD7242/AD7244. Data is loaded to the input latches under control of the respective TCLK, TFS and DT signals. The AD7242/AD7244 expects a 16-bit stream of serial data on its DT inputs. Data must be valid on the falling edge of TCLX. The TFS input provides the frame synchronization signal that tells the AD7242/ AD7244 that valid serial data will be available on the DT input

DON'T

CARE

timing diagram for operation of either of the two serial input ports on the part.

Although 16 bits of data are clocked into the input latch, only 12 bits are transferred into the DAC latch for the AD7242 and 14 bits are transferred for the AD7244. Therefore, 4 bits in the AD7242 data stream and 2 bits in the AD7244 data stream are don't cares since their value does not affect the DAC latch data. The bit positions are the don't cares followed by the DAC data starting with the MSB (see Figure 6).

The respective  $\overline{LDAC}$  signals control the transfer of data to the respective DAC latches. Normally, data is loaded to the DAC latch on the falling edge of  $\overline{LDAC}$ . However, if  $\overline{LDAC}$  is held low, serial data is loaded to the DAC latch on the sixteenth falling edge of TCLK. If LDAC goes low during the loading of serial data to the input latch, no DAC latch update takes place on the falling edge of  $\overline{LDAC}$ . If  $\overline{LDAC}$  stays low until the serial transfer is completed, then the update takes place on the sixteenth falling edge of TCLK. If LDAC returns high before the serial data transfer is completed, no DAC latch update takes place.

seventeen or more TCLK edges occur while TFS is low, the

seventeenth (and beyond) clock edges are ignored, i.e., no

further data is clocked/into the input latch after the sixteenth TCLK edge following a falling edge on TFS. for the next 16 falling edges of TCLK. Figure 6 shows the t<sub>5</sub> SEE DB1 DB0 DB11 **DB10** NOTE 1

NOTE 1: DON'T CARE FOR AD7242; DB12 AND DB13 FOR THE AD7244

SEE

NOTE 1

DON'T

CARE

Figure 6. AD7242/AD7244 Timing Diagram


#### MICROPROCESSOR INTERFACING

Microprocessor interfacing to the AD7242/AD7244 is via a serial bus that uses standard protocol compatible with DSP processors and microcontrollers. The communication interface consists of a separate transmit section for each of the DACs. Each section has a clock signal, a data signal and a frame or strobe pulse.

Figures 7 through 11 show the AD7242/AD7244 configured for interfacing to a number of popular DSP processors and microcontrollers.

#### AD7242/AD7244 to ADSP-2101/ADSP-2102 Interface

Figure 7 shows a serial interface between the AD7242/AD7244 and the ADSP-2101/ADSP-2102 DSP processor. The ADSP-2101/ADSP-2102 has two serial ports and, in the interface shown, both serial ports are used, one for each DAC. Both serial ports do not have to be used; in the case where only one serial port is used, an extra line (DACA/DACB as shown in the other serial interfaces) would have to decode the one TFS line to provide TFSA and TFSB lines for the AD7242/AD7244.



\*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 7. AD7242/AD7244 to ADSP-2101/ADSP-2102 Interface

The three serial lines of the first serial port, SPORT1, of the ADSP-2101/ADSP-2102 connect directly to the three serial input lines of DACA of the AD7242/AD7244. The three serial lines of SPORT2 connect directly to the three serial lines on the DACB serial input port. Data from the ADSP-2101/ADSP-2102 is valid on the falling edge of SCLK. A common LDAC signal is used to drive the LDACA and LDACB inputs. This is shown to be generated from a timer or clock recovery circuit but another

control or address line of the ADSP-2101/ADSP-2102 could be used to drive these inputs. Alternatively, the  $\overline{LDACA}$  and  $\overline{LDACB}$  inputs of the AD7242/AD7244 could be hardwired low; in this case the update of the DAC latches and analog outputs takes place on the 16th falling edge of SCLK (after the respective  $\overline{TFS}$  signal goes low).

#### AD7242/AD7244 to DSP56000 Interface

A serial interface between the AD7242/AD7244 and the DSP56000 is shown in Figure 8. The DSP56000 is configured for normal mode, asynchronous operation with gated clock. It is also set up for a 16-bit word with SCK and SC2 as outputs and the FSL control bit set to a 0. SCK is internally generated on the DSP56000 and applied to both the TCLKA and TCLKB inputs of the AD7242/AD7244. Data from the DSP56000 is valid on the falling edge of SCK. The serial data line, STD drives the DTA and DTB serial input data lines of the AD7242/AD7244.

The SC2 output provides the framing pulse for valid data. This is an active high output and is gated with a DACA/DACB control line before being applied to the TFSA and TFSB inputs of the AD7242/AD7244. The DACA/DACB line determines which DAC serial data is to be transferred to, i.e., which TFS line is active when SC2 is active.

As in the previous interface, a common EDAC input is shown driving the LDACA and EDACB inputs of the ADT242/AD7244. Once again, these EDAC inputs could be hardwired low, in which case Voutalor Vouta will be updated on the sixteenth falling edge of SCK after the TFSA or TFSB input goes low.




Figure 8. AD7242/AD7244 to DSP56000 Interface

REV. A -9-

#### AD7242/AD7244 to TMS320C25 Interface

Figure 9 shows a serial interface between the AD7242/AD7244 and the TMS320C25 DSP processor. In this interface, the CLKX and FSX signals of the TMS320C25 are generated from the clock/timer circuitry. The FSX pin of the TMS320C25 must be configured as an input. CLKX is used to provide both the TCLKA and TCLKB inputs of the AD7242/AD7244. DX of the TMS320C25 is also routed to the serial data line of each input port of the AD7242/AD7244.

Data from the TMS32020 is valid on the falling edge of CLKX after FSX goes low. This FSX signal is gated with the DACA/  $\overline{DACB}$  control line to determine whether  $\overline{TFSA}$  or  $\overline{TFSB}$  goes low when FSX goes low.

The clock/timer circuitry also generates the  $\overline{LDAC}$  signal for the AD/242/AD/244 to synchronize the update of the outputs with the serial transmission As in the previous interface diagrams, a common  $\overline{LDAC}$  input is shown driving the  $\overline{LDACA}$  and  $\overline{LDACB}$  inputs of the AD/7242/AD/244 Once again, these  $\overline{LDAC}$  inputs could be hardwired low, in which case  $V_{OUTA}$  or  $V_{OUTB}$  will be updated on the sixteenth falling edge of CLAX




Figure 9. AD7242/AD7244 to TMS320C25 Interface

#### AD7242/AD7244 to 87C51 Interface

A serial interface between the AD7242/AD7244 and the 87C51 microcontroller is shown in Figure 10. TXD of the 87C51 drives TCLKA and TCLKB of the AD7242/AD7244 while RXD drives the two serial data lines of the part. The  $\overline{TFSA}$  and  $\overline{TFSB}$  signals are derived from P3.2 and P3.3, respectively.

The 87C51 provides the LSB of its SBUF register as the first bit in the serial data stream. Therefore, the user will have to ensure that the data in the SBUF register is correctly arranged so the don't care bits are the first to be transmitted to the AD7242/AD7244; the last bit to be sent is the LSB of the word to be loaded to the AD7242/AD7244. When data is to be transmitted to the part, P3.2 (for DACA) or P3.3 (for DACB) is taken low. Data on RXD is valid on the falling edge of TXD. The 87C51 transmits its serial data in 8-bit bytes with only eight falling clock edges occurring in the transmit cycle. To load data to the AD7242/AD7244, P3.2 (for DACA) or P3.3 (for DACB) is left low after the first eight bits are transferred and a second byte of data is then serially transferred to the AD7242/AD7244. When the second serial transfer is complete, the P3.2 line (for DACA) or the P3.3 line (for DACB) is taken high.

Figure 10 shows both  $\overline{LDAC}$  inputs of the AD7242/AD7244 hardwired low. As a result, the DAC latch and the analog

output of one of the DACs will be updated on the sixteenth falling edge of TXD after the respective  $\overline{TFS}$  signal for that DAC has gone low. Alternatively, the scheme used in previous interfaces, whereby the  $\overline{LDAC}$  inputs are driven from a timer, can be used.




Figure 10. AD7242/AD7244 to 87C51 Interface

AD7247/AD7244 to 68HC11 Interface

Figure 11 shows a serial interface between the AD7242/AD7244 and the 68HC11 microcontroller SCK of the 68HC11 drives TCLKA and TCLKB of the AD72/47/AD7244 while the MOSI output drives the two serial data lines of the AD7242/AD7244. The THSA and TFSB signals are derived from PC6 and PC7, respectively.

For correct operation of this interface, the 68HC11 should be configured such that its CPOL bit is a p and its CPHAbit is a 1/8 When data is to be transmitted to the part PC6 (for DACA) or PC7 (for DACB) is taken low. When the 68HC1 is configured like this, data on MOSI is valid on the falling edge of SCK. The 68HCll transmits its serial data in 8-bit bytes with only eight falling clock edges occurring in the transmit cycle. To load data to the AD7242/AD7244, PC6 (for DACA) or PC7 (for DACB) is left low after the first eight bits are transferred and a second byte of data is then serially transferred to the AD7242/AD7244. When the second serial transfer is complete, the PC6 line (for DACA) or the PC7 line (for DACB) is taken high.




Figure 11. AD7242/AD7244 to 68HC11 Interface

Figure 11 shows both  $\overline{LDAC}$  inputs of the AD7242/AD7244 hardwired low. As a result, the DAC latch and the analog output of one of the DACs will be updated on the sixteenth falling edge of SCK after the respective  $\overline{TFS}$  signal for that DAC has gone low. Alternatively, the scheme used in previous interfaces, whereby the  $\overline{LDAC}$  inputs are driven from a timer, can be used.

#### **APPLYING THE AD7242/AD7244**

Good printed circuit board layout is as important as the overall circuit design itself in achieving high speed converter performance. The AD7242 works on an LSB size of 1.465 mV, while the AD7244 works on an LSB size of 366  $\mu V$ . Therefore, the designer must be conscious of minimizing noise in both the converter itself and in the surrounding circuitry. Switching mode power supplies are not recommended as the switching spikes can feed through to the on-chip amplifier. Other causes of concern are ground loops and digital feedthrough from microprocessors. These are factors that influence any high performance converter, and a proper PCB layout that minimizes these effects is essential for best performance.


#### LAYOUT HINTS

Ensure that the layout for the printed circuit board has separated digital and analog lines as much as possible. Take care not to run any digital track alongside an analog signal track. Establish a single point analog ground (star ground) separate from the logic system ground. Place this star ground as close as possible to the AD7242/AD7244 Connect all analog grounds to this star ground and also connect the AD7242/AD7244 DGND pins to this ground. Do not connect any other digital grounds to this analog ground point.

Low impedance analog and digital power supply common returns are essential to low noise operation of high performance converters. Therefore, the foil width for these tracks should be kept as wide as possible. The use of ground planes minimizes impedance paths and also guards the analog circuitry from digital noise.

#### **NOISE**

Keep the signal leads on the  $V_{OUTA}$  and  $V_{OUTB}$  signals and the signal return leads to AGND as short as possible to minimize noise coupling. In applications where this is not possible, use a shielded cable between the DAC outputs and their destination. Reduce the ground circuit impedance as much as possible since any potential difference in grounds between the DAC and its destination device appears as an error voltage in series with the DAC output.




REV. A –11–

#### **OUTLINE DIMENSIONS**


Dimensions shown in inches and (mm).

#### Plastic DIP (N-24)



- 1. LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH.
- 2. CERDIP LEADS WILL BE EITHER TIN PLATED OR SOLDER DIPPED IN ACCORDANCE WITH MIL-M-38510 REQUIREMENTS.

#### SOIC (R-28)



- 1. LEAD NO. 1 IDENTIFIED BY A DOT.
- 2. SOIC LEADS WILL BE EITHER TIN PLATED OR SOLDER DIPPED IN ACCORDANCE WITH MIL-M-38510 REQUIREMENTS.