

## 512K x 8 Static RAM

### **Features**

- High speed
  - $-t_{AA} = 15 \text{ ns}$
- Low active power
  - -504 mW (max.)
- Low CMOS standby power (Commercial L version)
  - —1.8 mW (max.)
- 2.0V Data Retention (660 μW at 2.0V retention)
- · Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with CE and OE features

### Functional Description[1]


The CY7C1049BV33 is a high-performance CMOS Static RAM organized as 524,288 words by 8 bits. Easy memory

expansion is provided by an <u>active LOW Chip Enable ( $\overline{CE}$ )</u>, an active LOW Output Enable ( $\overline{OE}$ ), and three-state drivers. Writing to the device is <u>ac</u>complished by taking Chip Enable ( $\overline{CE}$ ) and Write Enable ( $\overline{WE}$ ) inputs LOW. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>18</sub>).

Reading from the device is accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O $_0$  through I/O $_7$ ) are placed in a high-impedance state when the device is deselected ( $\overline{\text{CE}}$  HIGH), the outputs are disabled ( $\overline{\text{OE}}$  HIGH), or during a write operation ( $\overline{\text{CE}}$  LOW, and  $\overline{\text{WE}}$  LOW).

The CY7C1049BV33 is available in a standard 400-mil-wide 36-pin SOJ and 44-pin TSOPII packages with center power and ground (revolutionary) pinout.



### **Selection Guide**

Coloculoti Calac						
		-12	-15	-17	-20	-25
Maximum Access Time (ns)		12	15	17	20	25
Maximum Operating Current (mA)	Comm'l	200	180	170	160	150
	Ind'l	220	200	180	170	170
Maximum CMOS Standby	Com'l/Ind	'l 8	8	8	8	8
Current (mA)	Com'l I	_ 0.5	0.5	0.5	0.5	0.5

### Note:

Cypress Semiconductor Corporation
Document #: 38-05139 Rev. \*A

3901 North First Street

San Jose

CA 95134 • 408-943-2600 Revised September 13, 2002

<sup>1.</sup> For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com.



## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......—65°C to +150°C Ambient Temperature with Power Applied ......—55°C to +125°C Supply Voltage on  $V_{CC}$  to Relative GND<sup>[2]</sup>.....–0.5V to +4.6V DC Voltage Applied to Outputs<sup>[2]</sup>

in High Z State .....–0.5V to  $V_{CC}$  + 0.5V

DC Input Voltage <sup>[2]</sup>	0.5V to V <sub>CC</sub> + 0.5V
Current into Outputs (LOW)	20 mA

## **Operating Range**

Range	Ambient Temperature	v <sub>cc</sub>
Commercial	0°C to +70°C	$3.3 \text{V} \pm 0.3 \text{V}$
Industrial	-40°C to +85°C	

### DC Electrical Characteristics Over the Operating Range

Parame-				-	12	-	15	-17		
ter	Description	Test Conditi	ons	Min.	Max.	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min.,$ $I_{OH} = -4.0 \text{ mA}$		2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA			0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.2	V <sub>CC</sub> + 0.5	2.2	V <sub>CC</sub> + 0.5	2.2	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input LOW Voltage <sup>[2]</sup>			-0.5	0.8	-0.5	0.8	-0.5	0.8	V
I <sub>IX</sub>	Input Load Current	$GND \le V_1 \le V_{CC}$		-1	+1	-1	+1	-1	+1	μА
l <sub>oz</sub>	Output Leakage Current	$\begin{array}{l} \text{GND} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{CC}}, \\ \text{Output Disabled} \end{array}$		-1	+1	-1	+1	-1	+1	μА
I <sub>CC</sub>	V <sub>CC</sub> Operating	V <sub>CC</sub> = Max.,	Comm'l		200		180		170	mA
	Supply Current	$f = f_{MAX} = 1/t_{RC}$	Ind'l		220		200		180	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current —TTL Inputs	$\begin{aligned} &\text{Max. V}_{\text{CC}},  \overline{\text{CE}} \geq \text{V}_{\text{IH}} \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{IH}}  \text{or} \\ &\text{V}_{\text{IN}} \leq \text{V}_{\text{IL}},  f = f_{\text{MAX}} \end{aligned}$			30		30		30	mA
I <sub>SB2</sub>	Automatic CE	Max. V <sub>CC</sub> ,	Com'l/Ind'l		8		8		8	mA
	Power-Down Current —CMOS Inputs	$\label{eq:center_constraints} \begin{split} \text{CE} &\geq \text{V}_{\text{CC}} - 0.3\text{V},\\ \text{V}_{\text{IN}} &\geq \text{V}_{\text{CC}} - 0.3\text{V},\\ \text{or } \text{V}_{\text{IN}} &\leq 0.3\text{V}, \text{ f} = 0 \end{split}$	Com'l L		0.5		0.5		0.5	mA

### Note:

Document #: 38-05139 Rev. \*A Page 2 of 10

<sup>2.</sup>  $V_{IL}$  (min.) = -2.0V for pulse durations of less than 20 ns.




## **DC Electrical Characteristics** Over the Operating Range (continued)

								-25	
Parameter	Description	Test Conditi	ons		Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min.,$ $I_{OH} = -4.0 \text{ mA}$	V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 mA		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA			0.4		0.4	V	
V <sub>IH</sub>	Input HIGH Voltage				2.2	V <sub>CC</sub> + 0.5	2.2	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input LOW Voltage <sup>[2]</sup>				-0.5	0.8	-0.5	0.8	V
I <sub>IX</sub>	Input Load Current	$GND \le V_I \le V_{CC}$		-1	+1	-1	+1	μΑ	
I <sub>OZ</sub>	Output Leakage Current	$\begin{array}{l} \text{GND} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{CC}}, \\ \text{Output Disabled} \end{array}$			-1	+1	-1	+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating	V <sub>CC</sub> = Max.,	Com'l			160		150	mA
	Supply Current	$f = f_{MAX} = 1/t_{RC}$	Ind'l			170		170	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current —TTL Inputs	$\begin{aligned} &\text{Max. V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{IH}} \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ or} \\ &\text{V}_{\text{IN}} \leq \text{V}_{\text{IL}}, \text{f} = \text{f}_{\text{MAX}} \end{aligned}$				30		30	mA
I <sub>SB2</sub>	Automatic CE	Max. V <sub>CC</sub> ,	Com'l/In	ıd'l		8		8	mA
	Power-Down Current —CMOS Inputs	$CE \ge V_{CC} - 0.3V,$ $V_{IN} \ge V_{CC} - 0.3V,$ or $V_{IN} \le 0.3V,$ f = 0	Com'l	L		0.5		0.5	mA

## Capacitance<sup>[3]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1$ MHz,	8	pF
C <sub>OUT</sub>	I/O Capacitance	$V_{CC} = 3.3V$	8	pF

### **AC Test Loads and Waveforms**



### Note:

3. Tested initially and after any design or process changes that may affect these parameters.

Document #: 38-05139 Rev. \*A Page 3 of 10



## AC Switching Characteristics<sup>[4]</sup> Over the Operating Range

		-	12		15		-17	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle		•	•	•	•	•	•	
t <sub>power</sub>	V <sub>CC</sub> (typical) to the First Access <sup>[5]</sup>	1		1		1		μs
t <sub>RC</sub>	Read Cycle Time	12		15		17		ns
t <sub>AA</sub>	Address to Data Valid		12		15		17	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		12		15		17	ns
t <sub>DOE</sub>	OE LOW to Data Valid		6		7		8	ns
t <sub>LZOE</sub>	OE LOW to Low Z	0		0		0		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[6, 7]</sup>		6		7		8	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[7]</sup>	3		3		3		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[6, 7]</sup>		6		7		8	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		0		0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		12		15		17	ns
Write Cycle <sup>[</sup>	8, 9]							
t <sub>WC</sub>	Write Cycle Time	12		15		17		ns
t <sub>SCE</sub>	CE LOW to Write End	10		12		13		ns
t <sub>AW</sub>	Address Set-Up to Write End	10		12		13		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		0		ns
t <sub>PWE</sub>	WE Pulse Width	10		12		13		ns
t <sub>SD</sub>	Data Set-Up to Write End	7		8		9		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[7]</sup>	3		3		3		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[6, 7]</sup>		6		7		8	ns

### Notes:

- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{OL}/I_{OH}$  and 30-pF load capacitance.

  This part has a voltage regulator which steps down the voltage from 5V to 3.3V internally. T., power time has to be provided initially before a read/write operation

- It started.

  \$\text{t}\_{\text{LZCE}}\$, \$\tex

Document #: 38-05139 Rev. \*A Page 4 of 10



## AC Switching Characteristics<sup>[4]</sup> Over the Operating Range (continued)

		-2	20	-2	25	
Parameter	Description	Min.	Max.	Min.	Max.	Unit
Read Cycle		•	•	•	•	•
t <sub>power</sub>	V <sub>CC</sub> (typical) to the First Access <sup>[6]</sup>	1		1		μs
t <sub>RC</sub>	Read Cycle Time	20		25		ns
t <sub>AA</sub>	Address to Data Valid		20		25	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		20		25	ns
t <sub>DOE</sub>	OE LOW to Data Valid		8		10	ns
t <sub>LZOE</sub>	OE LOW to Low Z	0		0		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[6, 7]</sup>		8		10	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[7]</sup>	3		3		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[6, 7]</sup>		8		10	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		20		25	ns
Write Cycle <sup>[9]</sup>						
t <sub>WC</sub>	Write Cycle Time	20		25		ns
t <sub>SCE</sub>	CE LOW to Write End	13		15		ns
t <sub>AW</sub>	Address Set-Up to Write End	13		15		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	13		15		ns
t <sub>SD</sub>	Data Set-Up to Write End	9		10		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[7]</sup>	3		3		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[6, 7]</sup>		8		10	ns

## Data Retention Characteristics Over the Operating Range (For L version only)


Parameter	Description	Conditions <sup>[10]</sup>	Min.	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention		2.0		V
I <sub>CCDR</sub>	Data Retention Current	$\frac{V_{CC} = V_{DR} = 2.0V,}{CE \ge V_{CC} - 0.3V}$		330	μΑ
t <sub>CDR</sub> <sup>[3]</sup>	Chip Deselect to Data Retention Time	$V_{IN} \ge V_{CC} - 0.3V$ $V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$	0		ns
t <sub>R</sub> <sup>[11]</sup>	Operation Recovery Time	7	t <sub>RC</sub>		ns

10. No input may exceed  $V_{CC}$  + 0.5V 
11.  $.t_r \le 3$  ns for the -12 and -15 speeds.  $t_r \le 5$  ns for the -20 ns and slower speeds.

Document #: 38-05139 Rev. \*A Page 5 of 10




### **Data Retention Waveform**




## **Switching Waveforms**

## Read Cycle No. $\mathbf{1}^{[12, 13]}$



# Read Cycle No. 2 (OE Controlled)[13, 14]



### Notes:


- Device is continuously selected. OE, CE = V<sub>IL</sub>.
   WE is HIGH for read cycle.
   Address valid prior to or coincident with CE transition LOW.

Document #: 38-05139 Rev. \*A




## Switching Waveforms (continued)

## Write Cycle No. 1(WE Controlled, OE HIGH During Write)[15, 16]



## Write Cycle No. 2 (WE Controlled, OE LOW)[16]



### **Truth Table**

CE	OE	WE	I/O <sub>0</sub> – I/O <sub>7</sub>	Mode	Power
Н	Х	Х	High Z	Power-Down	Standby (I <sub>SB</sub> )
L	L	Н	Data Out	Read	Active (I <sub>CC</sub> )
L	Х	L	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

### Notes:

Data I/O is high-impedance if OE = V<sub>IH</sub>.
 If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.
 During this period the I/Os are in the output state and input signals should not be applied.

[+] Feedback



## **Ordering Information**


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
12	CY7C1049BV33-12VC	V36	36-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1049BV33-12ZC	Z44	44-Pin TSOP II Z44	
	CY7C1049BV33L-12VC	V36	36-Lead (400-Mil) Molded SOJ	
	CY7C1049BV33-12VI	V36	36-Lead (400-Mil) Molded SOJ	Industrial
15	CY7C1049BV33-15VC	V36	36-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1049BV33L-15VC	V36	36-Lead (400-Mil) Molded SOJ	
	CY7C1049BV33-15ZC	Z44	44-Pin TSOP II Z44	
	CY7C1049BV33L-15ZC	Z44	44-Pin TSOP II Z44	
	CY7C1049BV33-15VI	V36	36-Lead (400-Mil) Molded SOJ	Industrial
	CY7C1049BV33-15ZI	Z44	44-Pin TSOP II Z44	
17	CY7C1049BV33-17VC	V36	36-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1049BV33L-17VC	V36	36-Lead (400-Mil) Molded SOJ	
	CY7C1049BV33-17ZC	Z44	44-Pin TSOP II Z44	
	CY7C1049BV33L-17ZC	Z44	44-Pin TSOP II Z44	
	CY7C1049BV33-17VI	V36	36-Lead (400-Mil) Molded SOJ	Industrial
	CY7C1049BV33L-17VI	V36	36-Lead (400-Mil) Molded SOJ	
	CY7C1049BV33-17ZI	Z44	44-Pin TSOP II Z44	
20	CY7C1049BV33-20VC	V36	36-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1049BV33L-20VC	V36	36-Lead (400-Mil) Molded SOJ	
	CY7C1049BV33-20ZC	Z44	44-Pin TSOP II Z44	
	CY7C1049BV33L-20ZC	Z44	44-Pin TSOP II Z44	
	CY7C1049BV33-20VI	V36	36-Lead (400-Mil) Molded SOJ	Industrial
	CY7C1049BV33-20ZI	Z44	44-Pin TSOP II Z44	
25	CY7C1049BV33-25VC	V36	36-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1049BV33L-25VC	V36	36-Lead (400-Mil) Molded SOJ	
	CY7C1049BV33-25ZC	Z44	44-Pin TSOP II Z44	
	CY7C1049BV33L-25ZC	Z44	44-Pin TSOP II Z44	
	CY7C1049BV33-25VI	v36	36-Lead (400-Mil) Molded SOJ	Industrial

Document #: 38-05139 Rev. \*A Page 8 of 10





## **Package Diagrams**


### 36-Lead (400-Mil) Molded SOJ V36

















All product and company names mentioned in this document may be the trademarks of their respective holders.

Document #: 38-05139 Rev. \*A

Page 9 of 10



# **Document History Page**

Document Title: CY7C1049BV33 512K x 8 Static RAM Document Number: 38-05139										
REV. ECN NO. Date Change Description of Change										
**	113091	02/13/02	DSG	Change from Spec number: 38-00931 to 38-05139						
*A										

Document #: 38-05139 Rev. \*A Page 10 of 10