

Features

- Very high speed: 45 ns
- Temperature ranges
 Industrial: -40 °C to +85 °C
- Wide voltage range: 2.20 V to 3.60 V and 4.5 V to 5.5 V
- Ultra low standby power
 - Typical standby current: 3.5 μA
 - D Maximum standby current: 8.7 μA
- Ultra low active power
 Typical active current: 3.5 mA at f = 1 MHz
- Automatic power down when deselected
- Complementary metal oxide semiconductor (CMOS) for optimum speed and power
- Available in a 44-pin TSOP II and 48-ball VFBGA Packages


Functional Description

The CY62146GN is a high performance CMOS static RAM organized as 256K words by 16 bits. This device features an advanced circuit design designed to provide an ultra low active current. Ultra low active current is ideal for providing More Battery LifeTM (MoBL[®]) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption by 80 percent when addresses are not toggling. The device can also be put into standby mode reducing power consumption by more than 99 percent when deselected (\overline{CE} HIGH). The input and output pins (I/O₀ through I/O₁₅) are placed in a high impedance state when the device is deselected (\overline{CE} HIGH), outputs are disabled (\overline{OE} HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or a write operation is in progress (\overline{CE} LOW and WE LOW).

<u>To write</u> to the device, take Chip Enable $\overline{(CE)}$ and Write Enable $\overline{(WE)}$ input LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O₀ through I/O₇) is written into the location specified on the address pins (A₀ through A₁₇). If Byte High Enable (BHE) is LOW, then data from the I/O pins (I/O₈ through I/O₁₅) is written into the location specified on the address pins (A₀ through A₁₇).

To read <u>from</u> the device, take Chip Enable ($\overline{\text{CE}}$) and Output Enable ($\overline{\text{OE}}$) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appears on I/O₀ to I/O₇. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O₈ to I/O₁₅. See the Truth Table on page 11 for a complete description of read and write modes.

Logic Block Diagram



Cypress Semiconductor Corporation Document Number: 001-95417 Rev. *E 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600 Revised December 15, 2017



Contents


Pin Configurations	3
Product Portfolio	
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	12
Ordering Code Definitions	12
Package Diagrams	13
Acronyms	14
Document Conventions	14
Units of Measure	14
Document History Page	15
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	16
Products	16
PSoC® Solutions	16
Cypress Developer Community	
Technical Support	



Pin Configurations

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		44-pin TSOP	II Pinout ^[1]
	$\begin{array}{c c} & & & & \\ \hline \\ & & & \\ \hline & & \\ \hline & & & \\ \hline \\ \hline$	44 43 42 41 40 39 38 37 36 35 35 34 2 33 32 4 31 5 30 5 29 7 28 3 27 6 22 5 27 6 26 225 4 24	A ₅ A ₆ A ₇ OE BHE BLE I/O ₁₅ I/O ₁₄ I/O ₁₃ I/O ₁₂ V _{SS} V _{CC} I/O ₁₁ I/O ₁₀ I/O ₉ I/O ₉ I/O ₈ A ₈ A ₁₀



Product Portfolio

								Power Di	ssipation		
Product	Bango	V _{CC} Range (V)			Speed	Operating I _{CC} (mA)				Standby Land (uA)	
Floudel	Range				(ns)	f = 1	f = 1 MHz f = f _{max}		max	Standby I _{SB2} (µA)	
		Min	Typ ^[2]	Max		Typ ^[2]	Max	Typ ^[2]	Мах	Typ ^[2]	Max
CY62146GN30	Industrial	2.2	3.0	3.6	45	3.5	6	15	20	3.5	8.7
CY62146GN	industrial	4.5	5.0	5.5	45	3.5	0	10	20	5.5	0.7

1. NC pins are not connected on the die. 2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ)}$, $T_A = 25$ °C.



Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature65 °C to + 150 °C
Ambient temperature with power applied–55 °C to + 125 °C
Supply voltage to ground potential
DC voltage applied to outputs in High-Z state $^{[3,\ 4]}$ –0.3 V to + V_{CC} + 0.5 V
DC input voltage ^[3, 4] 0.3 V to + V_{CC} + 0.5 V

Output current into outputs (LOW)2	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)>2	001 V
Latch-up Current	

Operating Range

Device	Range	Ambient Temperature	V_{cc} ^[5]
CY62146GN30	Industrial	–40 °C to +85 °C	2.2 V to 3.6 V, 4.5 V to 5.5 V

Electrical Characteristics

Over the Operating Range

Parameter	Dee	cription	Test Conditions		45 ns			
Parameter	Desi	cription	Test Conditions	Min	Typ ^[6]	Мах	Unit	
		2.2 V to 2.7 V	V_{CC} = Min, I_{OH} = -0.1 mA	2	_	-		
N/	Output high	2.7 V to 3.6 V	V _{CC} = Min, I _{OH} = –1.0 mA	2.4	-	-	v	
V _{OH}	voltage	4.5 V to 5.5 V	V _{CC} = Min, I _{OH} = –1.0 mA	2.4	-	-	v	
		4.5 V to 5.5 V	V_{CC} = Min, I_{OH} = -0.1 mA	$V_{CC} - 0.5^{[7]}$	-	-		
		2.2 V to 2.7 V	V _{CC} = Min, I _{OL} = 0.1 mA	-	-	0.4		
V _{OL}	Output low voltage	2.7 V to 3.6 V	V _{CC} = Min, I _{OL} = 2.1 mA	-	-	0.4	V	
		4.5 V to 5.5 V	V _{CC} = Min, I _{OL} = 2.1 mA	-	-	0.4		
		2.2 V to 2.7 V	-	1.8	-	V _{CC} + 0.3		
V _{IH} ^[4]	H ^[4] Input high voltage	2.7 V to 3.6 V	-	2.0	_	V _{CC} + 0.3	V	
		4.5 V to 5.5 V	-	2.2	-	V _{CC} + 0.5		
		2.2 V to 2.7 V	V _{CC} = 2.2 V to 2.7 V	-0.3	-	0.6		
V _{IL} ^[3] Input LOW Voltage	2.7 V to 3.6 V	V _{CC} = 2.7 V to 3.6 V	-0.3	_	0.8	V		
		4.5 V to 5.5 V	-	-0.5	-	0.8		
I _{IX}	Input leakage cu	rrent	$GND \leq V_I \leq V_{CC}$	-1	-	+1	mA	
I _{OZ}	Output leakage of	urrent	GND $\leq V_O \leq V_{CC}$, Output disabled	-1	_	+1	mA	
			$f = f_{max} = 1/t_{RC}$ $V_{CC} = V_{CC}(max),$	-	15	20		
ICC	V _{CC} operating su	pply current		-	3.5	6	mA	
I _{SB1}	Automatic CE po CMOS inputs	wer down current –	$\label{eq:central_constraint} \begin{split} \overline{CE} &> V_{CC} - 0.2 \ V, \\ V_{\text{IN}} &> V_{CC} - 0.2 \ V \ \text{or} \ V_{\text{IN}} < 0.2 \ V, \\ f &= f_{max} \ (\text{Address and data only}), \\ f &= 0 \ (\overline{OE}, \ \overline{\text{BHE}}, \ \overline{\text{BLE}} \ \text{and} \ \overline{\text{WE}}), \\ V_{CC} &= 3.60 \ V \end{split}$	-	3.5	8.7	μΑ	
I _{SB2} ^[8]	Automatic CE po CMOS inputs	wer down current –	$\label{eq:constraint} \begin{array}{ c c c c c } \hline \hline CE \ge V_{CC} - 0.2 \ V, \\ V_{IN} \ge V_{CC} - 0.2 \ V \ or \ V_{IN} \le 0.2 \ V, \\ f = 0, \ V_{CC} = 3.60 \ V \end{array}$	-	3.5	8.7	μΑ	

Notes

V_{IL(min)} = -2.0 V for pulse durations less than 20 ns.
 V_{IL(max)} = V_{CC} + 2.0 V for pulse durations less than 20 ns.
 Full-device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} > 100 μs or stable at V_{CC(min)} > 100 μs.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
 This parameter is guaranteed by design and not tested.

8. Chip enable (CE) need to be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.




Capacitance


Parameter ^[9]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C _{OUT}	Output capacitance		10	pF

Thermal Resistance

Parameter ^[9]	Description	Test Conditions	48-ball VFBGA	TSOP II	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch,	31.35	68.85	°C/W
Θ_{JC}	Thermal resistance	four-layer printed circuit board	14.74	15.97	°C/W

AC Test Loads and Waveforms





Parameters	2.50 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R _{TH}	8000	645	Ω
V _{TH}	1.20	1.75	V

Note

9. Tested initially and after any design or process changes that may affect these parameters. 10. Full-device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \ge 100 \ \mu s$ or stable at $V_{CC(min)} \ge 100 \ \mu s$.




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Тур	Max	Unit
V _{DR}	V_{CC} for data retention		1.0	-	-	V
I _{CCDR} ^[11, 12]	Data retention current	$V_{CC} = 1.2 \text{ V}, \overline{CE} \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	-	-	13	μΑ
t _{CDR} ^[13]	Chip deselect to data retention time	_	0	-	_	ns
t _R ^[14]	Operation recovery time	_	45	-	-	ns

Data Retention Waveform

Figure 4. Data Retention Waveform



Notes

Downloaded from Arrow.com.

- 11. Chip enable (CE) needs to be tied to CMOS levels to meet the I_{SB1}/I_{SB2} / I_{CCDR} spec. Other inputs can be left floating. 12. I_{CCDR} is guaranteed only after device is first powered up to V_{CC(min)} and then brought down to V_{DR}. 13. Tested initially and after any design or process changes that may affect these parameters. 14. Full-device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} > 100 µs or stable at V_{CC(min)} > 100 µs.



Switching Characteristics

Over the Operating Range

Parameter ^[15, 16]	Description	45 ns		Unit
Farameter	Description	Min	Max	Unit
Read Cycle				
t _{RC}	Read cycle time	45	_	ns
t _{AA}	Address to data valid	-	45	ns
t _{OHA}	Data hold from address change	10	-	ns
t _{ACE}	CE LOW to data valid	-	45	ns
t _{DOE}	OE LOW to data valid	-	22	ns
t _{LZOE}	OE LOW to Low-Z ^[17]	5	-	ns
t _{HZOE}	OE HIGH to High-Z ^[17, 18]	-	18	ns
t _{LZCE}	CE LOW to Low-Z ^[17]	10	_	ns
t _{HZCE}	CE HIGH to High-Z ^[17, 18]	-	18	ns
t _{PU}	CE LOW to power up	0	_	ns
t _{PD}	CE HIGH to power down	-	45	ns
t _{DBE}	BLE / BHE LOW to data valid	-	22	ns
t _{LZBE}	BLE / BHE LOW to Low-Z ^[17]	5	_	ns
t _{HZBE}	BLE / BHE HIGH to High-Z ^[17, 18]	-	18	ns
Write Cycle ^[19, 20]		·		
t _{WC}	Write cycle time	45	-	ns
t _{SCE}	CE LOW to write end	35	-	ns
t _{AW}	Address setup to write end	35	-	ns
t _{HA}	Address hold from write end	0	_	ns
t _{SA}	Address setup to write start	0	-	ns
t _{PWE}	WE pulse width	35	-	ns
t _{BW}	BLE / BHE LOW to write end	35	-	ns
t _{SD}	Data setup to write end	25	-	ns
t _{HD}	Data hold from write end	0	-	ns
t _{HZWE}	WE LOW to High-Z ^[17, 18]	-	18	ns
t _{LZWE}	WE HIGH to Low-Z ^[17]	10	-	ns


Notes


15. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns (1 V/ns) or less, timing reference levels of V_{CC(typ)}/2, input pulse levels of 0 to V_{CC(typ)}, and output loading of the specified I_{OL}/I_{OH} as shown in the Figure 3 on page 5.
16. These parameters are guaranteed by design.
17. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZDE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any given device.


18. t_{HZCE}, t_{HZEE}, t_{HZEE}, t_{HZEE}, and t_{HZWE} transitions are measured when the outputs enter a high impedance state.
 19. The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE and/or BLE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write
 20. The minimum write pulse width for Write Cycle No. 3 (WE Controlled, OE LOW) should be sum of t_{HZWE} and t_{SD}.



Switching Waveforms







Notes

- 21. The device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$, \overline{BHE} and/or $\overline{BLE} = V_{IL}$. 22. WE is HIGH for read cycle. 23. Address valid before or similar to \overline{CE} .





Switching Waveforms (continued)




Figure 7. Write Cycle No. 1 ($\overline{\text{WE}}$ Controlled)^[24, 25, 26]

Notes

24. The internal write time of the memory is defined by the overlap of \overline{WE} , $\overline{CE} = V_{IL}$, \overline{BHE} and/or $\overline{BLE} = V_{IL}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write. 25. Data I/O is high impedance if $\overline{OE} = V_{IH}$. 26. If \overline{CE} goes HIGH simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state.

t_{BW}

t_{SD}

DATAIN

t_{HD}

NOTE 27

BHE/BLE

DATA I/O

OE

t_{HZOE} →

27. During this period, the I/Os are in output state and input signals must not be applied.

-





Switching Waveforms (continued)





Figure 9. Write Cycle No. 3 (WE Controlled, OE LOW)^[28, 29]

Figure 10. Write Cycle No. 4 (BHE/BLE Controlled, OE LOW)^[28]



Notes

- 28. If \overline{CE} goes HIGH simultaneously with $\overline{WE} = V_{IH}$, the output remains in <u>a</u> high impedance state. 29. The minimum write pulse width for Write Cycle No. 3 (\overline{WE} Controlled, \overline{OE} LOW) should be sum of t_{HZWE} and t_{SD}. 30. During this period, the I/Os are in output state and input signals must not be applied.





Truth Table


CE ^[31]	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	High-Z	Deselect/power-down	Standby (I _{SB})
L	Х	Х	Н	Н	High-Z	Output disabled	Active (I _{CC})
L	Н	L	L	L	Data out (I/O ₀ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	L	Н	L	Data out (I/O ₀ –I/O ₇); I/O ₈ –I/O ₁₅ in High-Z	Read	Active (I _{CC})
L	Н	L	L	н	Data out (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High-Z	Read	Active (I _{CC})
L	Н	Н	Х	Х	High-Z	Output disabled	Active (I _{CC})
L	L	Х	L	L	Data in (I/O ₀ –I/O ₁₅)	Write	Active (I _{CC})
L	L	х	н	L	Data in (I/O ₀ –I/O ₇); I/O ₈ –I/O ₁₅ in High-Z	Write	Active (I _{CC})
L	L	х	L	н	Data in (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High-Z	Write	Active (I _{CC})



Ordering Information

Speed (ns)	Voltage Range (V)	Ordering Code	Package Diagram	Package Type (Pb-free)	Operating Range
		CY62146GN30-45ZSXI	51-85087	44-pin TSOP II	
	2.2 V–3.6 V	CY62146GN30-45ZSXIT	51-85087	44-pin TSOP II, Tape & Reel	
45	2.2 V-3.0 V	CY62146GN30-45BVXI	51-85150	48-ball VFBGA (6 × 8 × 1 mm)	Industrial
45		CY62146GN30-45BVXIT	51-85150	48-ball VFBGA (6 × 8 × 1 mm), Tape & Reel	muusinai
	4.5 V-5.5 V	CY62146GN-45ZSXI	51-85087	44-pin TSOP II	
		CY62146GN-45ZSXIT	51-85087	44-pin TSOP II, Tape & Reel	

Ordering Code Definitions





Package Diagrams






Figure 12. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline, 51-85150





NOTE: PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 *H





Acronyms

Table 1. Acronyms Used in this Document

Acronym	Description		
BHE	byte high enable		
BLE	byte low enable		
CMOS	complementary metal oxide semiconductor		
CE	chip enable		
I/O	input/output		
OE	output enable		
SRAM	static random access memory		
TSOP	thin small outline package		
VFBGA	very fine-pitch ball grid array		
WE	write enable		

Document Conventions

Units of Measure

Table 2. Units of Measure

Symbol	Unit of Measure		
°C	Degrees Celsius		
MHz	megahertz		
μA	microamperes		
mA	milliamperes		
ns	nanoseconds		
Ω	ohms		
pF	picofarads		
V	volts		
W	watts		





Document History Page

Document Title: CY62146GN MoBL [®] , 4-Mbit (256K × 16) Static RAM Document Number: 001-95417				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	5048897	NILE	12/14/2015	New data sheet.
*A	5072822	NILE	01/05/2016	Added "4.5 V to 5.5 V" voltage range related information in all instances across the document. Updated Ordering Information: Updated part numbers.
*B	5092237	NILE	01/21/2016	Added 48-ball VFBGA package related information in all instances across the document. Updated Ordering Information: Updated part numbers. Updated Package Diagrams: Added spec 51-85150 *H (Figure 12).
*C	5142534	NILE	02/18/2016	Updated Ordering Code Definitions under Ordering Information (Replaced "GN = 90 nm" with "GN = 65 nm Technology"). Updated to new template.
*D	5555156	NILE	12/15/2016	Updated Ordering Information: Updated part numbers. Updated Electrical Characteristics: Enhance V _{IH} for 2.2V - 2.7V operating range from 2.0V to 1.8V. Enhance V _{OH} for 2.7V - 3.6V operating range from 2.2V to 2.4V. Updated Notes 3 and 4. Updated Thermal Resistance. Updated Sales Support, Copyright and Disclaimer.
*E	5995870	AESATMP9	12/15/2017	Updated logo and copyright.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC[®] Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community Community | Projects | Video | Blogs | Training | Components

Technical Support cypress.com/support

© Cypress Semiconductor Corporation, 2015-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and ober countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software in binary code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.