

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



CY62168G/CY62168GE MoBL

16-Mbit (2M words × 8 bits) Static RAM with Error-Correcting Code (ECC)

Features

■ Ultra-low standby power

Typical standby current: 5.5 μA

Maximum standby current: 16 μA

■ High speed: 45 ns/55 ns

■ Embedded error-correcting code (ECC) for single-bit error

correction

■ Wide voltage range: 1.65 V to 2.2 V, 4.5 V to 5.5 V

■ 1.0 V data retention

■ Transistor-transistor logic (TTL) compatible inputs and outputs

■ ERR pin to indicate 1-bit error detection and correction

■ Available in Pb-free 48-ball VFBGA package

Functional Description

CY62168G and CY62168GE are high-performance CMOS low-power (MoBL®) SRAM devices with embedded ECC. Both devices are offered in single and dual chip enable options and in multiple pin configurations. The CY62168GE device includes an error indication pin that signals a single-bit error-detection and correction event during a read cycle.

Devices with a single chip enable input are accessed by asserting the chip enable input (CE) LOW. Dual chip enable devices are accessed by asserting both chip enable inputs – $\overline{\text{CE}}_1$ as LOW and $\overline{\text{CE}}_2$ as HIGH.

Write to the device by taking Chip Enable 1 ($\overline{\text{CE}}_1$) LOW and Chip Enable 2 (CE_2) HIGH and the Write Enable (WE) input LOW. Data on the eight I/O pins (I/O₀ through I/O₇) is then written into the location specified on the address pins (A₀ through A₂₀).

Read from the <u>device</u> by taking Chip Enable 1 (CE₁) and Output Enable (\overline{OE}) L<u>OW</u> and Chip Enable 2 (\overline{CE}_2) HIGH while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input and output pins (I/O $_0$ through I/O $_7$) are placed in a high impedance state when the device is deselected (CE $_1$ HIGH or CE $_2$ LOW), the outputs are disabled (OE HIGH), or a write operation is in progress (CE $_1$ LOW and CE $_2$ HIGH and WE LOW). See the Truth Table – CY62168G/CY62168GE on page 14 for a complete description of read and write modes.

On CY62168GE devices, the detection and correction of a single bit error in the accessed location is indicated by the assertion of the ERR output (ERR = HIGH) $^{[1]}$.

The CY62168G and CY62168GE devices are available in a Pb-free 48-pin VFBGA package. The logic block diagrams are on page 2.

For a complete list of related resources, click here.

Product Portfolio

							Power Dissipation				
Product	Features and Options (see Pin	Banga	V _{CC} Range	Speed	Operating	I _{CC} , (mA)	Standby	I (11A)			
	Configurations section)	Range	(V)	(ns)	f = 1	: max	Stariuby,	y, I _{SB2} (μ A)			
	section)				Typ ^[2]	Max	Typ ^[2]	Max			
CY62168G(E)18	Single or dual Chip Enables	Industrial	1.65 V-2.2 V	55	29	32	7	26			
CY62168G(E)			4.5 V–5.5 V	45	29	36	5.5	16			
	Optional ERR pin										

Notes

This device does not support automatic write-back on error detection.

Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 1.8 V (for V_{CC} range of 1.65 V-2.2 V), V_{CC} = 3 V (for V_{CC} range of 2.2 V-3.6 V), and V_{CC} = 5 V (for V_{CC} range of 4.5 V-5.5 V), T_A = 25 °C.

Cypress Semiconductor Corporation
Document Number: 001-84771 Rev. *K


198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600


Revised February 26, 2020



Logic Block Diagram - CY62168G



Logic Block Diagram - CY62168GE







Contents

Pin Configurations	4
Maximum Ratings	
Operating Range	
DC Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	7
Data Retention Characteristics	8
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table - CY62168G/CY62168GE	
ERR Output - CY62168GE	

Ordering information	13
Ordering Code Definitions	15
Package Diagrams	16
Acronyms	17
Document Conventions	17
Units of Measure	17
Document History Page	18
Sales, Solutions, and Legal Information	20
Worldwide Sales and Design Support	20
Products	20
PSoC® Solutions	20
Cypress Developer Community	20
Technical Support	20



Pin Configurations

Figure 1. 48-ball VFBGA (6 × 8 × 1 mm) pinout^[3] CY62168G





Figure 2. 48-ball VFBGA (6 × 8 × 1 mm) pinout^[3, 4] CY62168GE



Note

- 3. NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration
- configuration.
 4. ERR is an Output pin.lf not used, this pin should be left floating.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature-65 °C to + 150 °C Ambient temperature with power applied55 °C to + 125 °C Supply voltage to ground potential-0.5 V to 6 V

DC input voltage ^[5]	–0.5 V to V _{CC} + 0.5 V
Output current into outputs (LOW) .	20 mA
Static discharge voltage (MIL-STD-883, Method 3015)	>2001 V
Latch-up current	>140 mA

Operating Range

Grade	Ambient Temperature	V _{CC^[6]}
Industrial	–40 °C to +85 °C	1.65 V to 2.2 V, 4.5 V to 5.5 V

DC Electrical Characteristics

Over the operating range of -40 °C to 85 °C

Parameter	Description		Test Conditions	4	5 ns/55 n	Unit	
Parameter	Desc	приоп	rest Conditions	Min	Typ [7]	_	Ullit
V _{OH}	Output HIGH	1.65 V to 2.2 V	V_{CC} = Min, I_{OH} = -0.1 mA	1.4	_	_	V
	voltage	4.5 V to 5.5 V	V_{CC} = Min, I_{OH} = -1.0 mA	2.4	_	_	V
		4.5 V to 5.5 V	V_{CC} = Min, I_{OH} = -0.1 mA	V _{CC} – 0.4 ^[8]	_	_	V
V _{OL}	Output LOW	1.65 V to 2.2 V	V _{CC} = Min, I _{OL} = 0.1 mA	_	_	0.2	V
	voltage	4.5 V to 5.5 V	V_{CC} = Min, I_{OL} = 2.1 mA	_	_	0.4	V
V _{IH}	Input HIGH	1.65 V to 2.2 V	_	1.4	_	V _{CC} + 0.2	V
	voltage	4.5 V to 5.5 V	_	2.2	_	V _{CC} + 0.5	V
V _{IL}	Input LOW	1.65 V to 2.2 V	_	-0.2	_	0.4	V
	voltage ^[9]	4.5 V to 5.5 V	_	-0.5	_	0.8	V
I _{IX}	Input leakage c	urrent	$GND \leq V_{IN} \leq V_{CC}$	-1.0	_	+1.0	μΑ
I _{OZ}	Output leakage	current	$GND \le V_{OUT} \le V_{CC}$, Output disabled	-1.0	-	+1.0	μΑ

- N_{IL(min)} = -2.0 V and V_{IH(max)} = V_{CC} + 2 V for pulse durations of less than 20 ns.
 Full Device AC operation assumes a 100 μs ramp time from 0 to V_{CC(min)} and 200 μs wait time after V_{CC} stabilization.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 1.8 V (for V_{CC} range of 1.65 V–2.2 V), and V_{CC} = 5 V (for V_{CC} range of 4.5 V–5.5 V), T_A = 25 °C.
- 8. This parameter is guaranteed by design and is not tested.
- 9. $V_{IL(min)} = -2.0 \text{ V}$ and $V_{IH(max)} = V_{CC} + 2 \text{ V}$ for pulse durations of less than 20 ns.

Document Number: 001-84771 Rev. *K Page 5 of 20



DC Electrical Characteristics (continued)

Over the operating range of –40 $^{\circ}\text{C}$ to 85 $^{\circ}\text{C}$

Davamatav	Decembelon	Test Conditions		45 ns/55 ns			I I mid
Parameter	Description	rest Cond	itions	Min	Typ ^[7]	Max	Unit
I _{CC}	V _{CC} operating supply current	V _{CC} = Max, I _{OUT} = 0 mA, CMOS levels	f = 22.22 MHz (45 ns)	_	29.0	36.0	mA mA
		OMICO ICVOIC	f = 18.18 MHz (55 ns)	_	29.0	32.0	mA
			f = 1 MHz	_	7.0	9.0	mA
I _{SB1} ^[10]	Automatic power down current – CMOS inputs; V _{CC} = 4.5 V to 5.5 V	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or}$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V, V}_{\text{IN}}$ $\text{f} = \text{f}_{\text{max}}$ (address and	CE ₂ ≤ 0.2 V, _\ ≤ 0.2 V, data only),	_	5.5	16.0	μА
	Automatic power down current – CMOS inputs; V _{CC} = 1.65 to 2.2 V	$f = 0$ (\overline{OE} , and \overline{WE}), V	$'_{CC} = V_{CC(max)}$	_	7	26.0	μА
I _{SB2} ^[10]	Automatic power down current –	$\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V or }$ $CE_2 \le 0.2 \text{ V,}$	25 °C ^[11]	-	5.5	6.5	μА
	CMOS inputs; V _{CC} = 4.5 V to 5.5 V		40 0	_	6.3	8.0	μΑ
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V},$	70 °C ^[11]	_	8.4	12.0	μΑ
		$f = 0$, $V_{CC} = V_{CC(max)}$	185 °C	_	12.0 ^[11]	16.0	μА
	Automatic power down current – CMOS inputs; V _{CC} = 1.65 to 2.2 V	$\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V or }$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or }$	_	_	7.0	26.0	μА
		$f = 0$, $V_{CC} = V_{CC(max)}$					

Notes
10. Chip enables (\overline{CE}_1) and (\overline{CE}_2) must be tied to CMOS levels to meet the $(\overline{I}_{SB2})/(\overline{I}_{CCDR})$ spec. Other inputs can be left floating.
11. The (\overline{I}_{SB2}) limits at 25 °C, 40 °C, 70 °C and typical limit at 85 °C are guaranteed by design and not 100% tested.



Capacitance


Parameter [12]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C _{OUT}	Output capacitance		10	pF


Thermal Resistance

Parameter [12]	Description	Test Conditions	48-ball VFBGA	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	Still air, soldered on a 3×4.5 inch, four-layer printed circuit board	31.50	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		15.75	°C/W

AC Test Loads and Waveforms

Figure 3. AC Test Loads and Waveforms





Equivalent to: THÉVENIN EQUIVALENT

Parameters	1.8 V	2.5 V	3.0 V	5.0 V	Unit
R1	13500	16667	1103	1800	Ω
R2	10800	15385	1554	990	Ω
R _{TH}	6000	8000	645	639	Ω
V _{TH}	0.8	1.2	1.75	1.77	V
V _{HIGH}	1.8	2.5	3.0	5.0	V

Note

^{12.} Tested initially and after any design or process changes that may affect these parameters.




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ ^[13]	Max	Unit
V _{DR}	V _{CC} for data retention		1.0	-	_	V
I _{CCDR} ^[14, 15]	Data retention current	1.2 V ≤ V _{CC} ≤ 2.2 V,	_	7.0	26.0	μА
		$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or } \text{CE}_2 \le 0.2 \text{ V},$				
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$				
		4.5 V ≤ V _{CC} ≤ 5.5 V,	_	5.5	16.0	μА
		$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or } \text{CE}_2 \le 0.2 \text{ V},$				
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$				
t _{CDR} ^[16]	Chip deselect to data retention time		0	_	_	_
t _R ^[16, 17]	Operation recovery time		45/55	_	ı	ns

Data Retention Waveform

Figure 4. Data Retention Waveform



Notes

^{13.} Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 1.8 V (for V_{CC} range of 1.65 V–2.2 V), and V_{CC} = 5 V (for V_{CC} range of 4.5 V–5.5 V), T_A = 25 °C.

^{14.} Chip enables (\overline{CE}_1) and (\overline{CE}_2) must be tied to CMOS levels to meet the $(\overline{I}_{SB2})/(\overline{I}_{CDR})$ spec. Other inputs can be left floating. 15. (\overline{I}_{CCDR}) is guaranteed only after device is first powered up to (\overline{I}_{CCR}) and brought down to (\overline{I}_{DR}) . 16. These parameters are guaranteed by design.

^{17.} Full device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \ge 100 \,\mu s$ or stable at $V_{CC(min)} \ge 100 \,\mu s$.



Switching Characteristics

Parameter [18, 19]	Boo ordestions	45	ns	55	ns	11!4
Parameter [10, 10]	Description -	Min	Max	Min	Max	Unit
Read Cycle			1	•	•	•
t _{RC}	Read cycle time	45.0	_	55.0	_	ns
t _{AA}	Address to data valid / Address to ERR valid	_	45.0	_	55.0	ns
t _{OHA}	Data hold from address change / ERR hold from address change	10.0	-	10.0	_	ns
t _{ACE}	CE ₁ LOW and CE ₂ HIGH to data valid / CE LOW to ERR valid	_	45.0	_	55.0	ns
t _{DOE}	OE LOW to data valid / OE LOW to ERR valid	_	22.0	_	25.0	ns
t _{LZOE}	OE LOW to Low Z [19, 20]	5.0	_	5.0	_	ns
t _{HZOE}	OE HIGH to High Z [19, 20, 21]	_	18.0	_	18.0	ns
t _{LZCE}	CE ₁ LOW and CE ₂ HIGH to Low Z ^[19, 20]	10.0	_	10.0	_	ns
t _{HZCE}	CE ₁ HIGH and CE ₂ LOW to High Z ^[19, 20, 21]	_	18.0	_	18.0	ns
t _{PU} ^[22]	CE ₁ LOW and CE ₂ HIGH to power-up	0	_	0	_	ns
t _{PD} ^[22]	CE ₁ HIGH and CE ₂ LOW to power-down	_	45.0	_	55.0	ns
Write Cycle ^[23, 24]						•
t _{WC}	Write cycle time	45.0	_	55.0	_	ns
t _{SCE}	CE ₁ LOW and CE ₂ HIGH to write end	35.0	_	40.0	_	ns
t _{AW}	Address setup to write end	35.0	_	40.0	_	ns
t _{HA}	Address hold from write end	0	-	0	_	ns
t _{SA}	Address setup to write start	0	-	0	_	ns
t _{PWE}	WE pulse width	35.0	_	40.0	_	ns
t _{SD}	Data setup to write end	25.0	_	25.0	_	ns
t _{HD}	Data hold from write end	0	-	0	_	ns
t _{HZWE}	WE LOW to High Z [19, 21, 20]	-	18.0	_	20.0	ns
t _{LZWE}	WE HIGH to Low Z [19, 20]	10.0	_	10.0	_	ns

Notes

Document Number: 001-84771 Rev. *K Page 9 of 20

^{18.} Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for V_{CC} ≥ 3 V) and V_{CC}/2 (for V_{CC} < 3 V), and input pulse levels of 0 to 3 V (for V_{CC} ≥ 3 V) and 0 to V_{CC} (for V_{CC} < 3V). Test conditions for the read cycle use output loading shown in AC Test Loads and Waveforms section, unless specified otherwise.</p>

^{19.} At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any device. 20. Tested initially and after any design or process changes that may affect these parameters.

^{21.} t_{HZOE}, t_{HZCE}, and t_{HZWE} transitions are measured when the outputs enter a high impedance state.

^{22.} These parameters are guaranteed by design and are not tested.

^{23.} The internal write time of the memory is defined by the overlap of WE = V_{IL}, \overline{CE}_1 = V_{IL}, and CE_2 = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

^{24.} The minimum write cycle pulse width for write cycle No. 2 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ Low) should be equal to he sum of t_{HZWE} and $t_{\text{SD.}}$



Switching Waveforms

Figure 5. Read Cycle No. 1 of CY62168G (Address Transition Controlled)^[25, 26]





Figure 6. Read Cycle No. 1 of CY62168GE (Address Transition Controlled) $[^{25,\ 26}]$



Notes 25. The device is continuously selected. \overline{OE} = V_{IL}, \overline{CE} = V_{IL}. 26. WE is HIGH for read cycle.



Switching Waveforms (continued)




Figure 7. Read Cycle No. 2 ($\overline{\text{OE}}$ Controlled) $^{[27,\ 28,\ 29]}$

Notes

27. WE is HIGH for read cycle.

28. For all dual chip enable devices, CE is the logical combination of CE₁ and CE₂. When CE₁ is LOW and CE₂ is HIGH, CE is LOW; when CE₁ is HIGH or CE₂ is LOW, CE is HIGH.



Switching Waveforms (continued)

DATA_{IN} VALID

Figure 8. Write Cycle No. 1 (WE Controlled)[30, 31, 32]

Notes

^{30.} For all dual chip enable devices, \overline{CE} is the logical combination of \overline{CE}_1 and \overline{CE}_2 . When \overline{CE}_1 is LOW and \overline{CE}_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW, \overline{CE} is HIGH.

^{31.} The internal write time of the memory is defined by the overlap of WE = V_{IL}, \overline{CE}_1 = V_{IL}, and CE_2 = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

^{32.} Data I/O is in the high-impedance state if $\overline{\text{CE}} = \text{V}_{\text{IH}}$, or $\overline{\text{OE}} = \text{V}_{\text{IH}}$. 33. During this period, the I/Os are in output state. Do not apply input signals.



Switching Waveforms (continued)

ADDRESS

twc


twc

twc

that the test of t

Figure 9. Write Cycle No. 2 (WE Controlled, OE Low)[34, 35, 36, 37]

Figure 10. Write Cycle No. 3 (CE Controlled)[34, 35, 36]



Notes

- 34. For all dual chip enable devices, $\overline{\text{CE}}$ is the logical combination of $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$. When $\overline{\text{CE}}_1$ is LOW and $\overline{\text{CE}}_2$ is HIGH, $\overline{\text{CE}}$ is LOW; when $\overline{\text{CE}}_1$ is HIGH or $\overline{\text{CE}}_2$ is LOW, $\overline{\text{CE}}_1$ is HIGH.
- 35. The internal write time of the memory is defined by the overlap of $\overline{WE} = V_{|L|}$, $\overline{CE}_1 = V_{|L|}$, and $CE_2 = V_{|H|}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
- 36. Data I/O is in high impedance state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$.
- 37. The minimum write cycle pulse width should be equal to the sum of the $t_{\mbox{\scriptsize HZWE}}$ and $t_{\mbox{\scriptsize SD}}$.
- 38. During this period I/O are in the output state. Do not apply input signals.



Truth Table - CY62168G/CY62168GE

CE ₁	CE ₂	WE	OE	I/Os	Mode	Power
Н	X ^[39]	X ^[39]	X ^[39]	High Z	Deselect/Power down	Standby (I _{SB2})
X ^[39]	L	X ^[39]	X ^[39]	High Z	Deselect/Power down	Standby (I _{SB2})
L	Н	Н	L	Data Out (I/O ₀ –I/O ₇)	Read	Active (I _{CC})
L	Н	Н	Н	High Z	Output disabled	Active (I _{CC})
L	Н	L	Χ	Data In (I/O ₀ –I/O ₇)	Write	Active (I _{CC})

ERR Output - CY62168GE

Output ^[40]	Mode
0	Read Operation, no single-bit error in the stored data.
1	Read Operation, single-bit error detected and corrected.
High Z	Device deselected/Outputs disabled/Write Operation.

Document Number: 001-84771 Rev. *K Page 14 of 20


Note39. The 'X' (Don't care) state for the chip enables refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.
40. ERR is an Output pin.If not used, this pin should be left floating.



Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type (all Pb-free)	Operating Range
55	CY62168G18-55BVXI	51-85150	48-ball VFBGA	Industrial
	CY62168G18-55BVXIT		48-ball VFBGA, Tape and Reel	

Ordering Code Definitions




Document Number: 001-84771 Rev. *K Page 15 of 20



Package Diagrams

Figure 11. 48-ball VFBGA (6 × 8 × 1.0 mm) Package Outline, 51-85150



SYMBOL MIN. NOM. MAX A 1,00 A1 0,16 A2 0,81
A1 0.16
A2 0.81
D 8.00 BSC
E 6.00 BSC
D1 5.25 BSC
E1 3.75 BSC
MD 8
ME 6
n 48
Ø b 0.25 0.30 0.35
eE 0.75 BSC
eD 0.75 BSC
SD 0.375 BSC
SE 0.375 BSC

NOTES:

- DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-2009.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- 4. @REPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

 SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

 IN STHE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE

 MD X ME.

*SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW "SD" OR "SE" = 0.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.

8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.

41 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.

Page 16 of 20

51-85150 *I



Acronyms

Acronym	Description
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
OE	Output Enable
SRAM	Static Random Access Memory
VFBGA	Very Fine-Pitch Ball Grid Array
WE	Write Enable

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μΑ	microampere
μS	microsecond
mA	milliampere
mm	millimeter
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt

Document Number: 001-84771 Rev. *K Page 17 of 20



Document History Page

Rev.	ECN No.	Submission	Description of Change
_	ECN NO.	Date	Description of Change
*G	4800984	07/31/2015	Changed status from Preliminary to Final.
*H	5449003	11/03/2016	Updated Maximum Ratings: Updated Note 5 (Replaced "2 ns" with "20 ns"). Updated DC Electrical Characteristics: Changed minimum value of V _{OH} parameter from 2.2 V to 2.4 V corresponding to Operating Range "2.7 V to 3.6 V". Changed minimum value of V _{IH} parameter from 2.0 V to 1.8 V corresponding to Operating Range "2.2 V to 2.7 V". Updated Thermal Resistance: Replaced "two-layer" with "four-layer" in "Test Conditions" column. Updated Ordering Information: Updated Ordering Code Definitions. Updated to new template.
			Completing Sunset Review.
*	6003639	12/22/2017	Updated Cypress Logo and Copyright.
			Added Note "This device is offered with improved I _{CC} , I _{SB1} and I _{SB2} specifications compare to the current revision with same marketing part number. The new device will be in production from WW1952. For more information, please contact Cypress sales representative." and referred the same note in "CY62168G(E)30". Added Note "For next version of this device, kindly refer here. Further details about improvement and comparison between current and new versions can be found in the PCN193805." and referred the same note in "CY62168G(E)30". Updated DC Electrical Characteristics: Added Note "This device is offered with improved I _{CC} , I _{SB1} and I _{SB2} specifications compare to the current revision with same marketing part number. The new device will be in production from WW1952. For more information, please contact Cypress sales representative." and referred the same note in I _{CC} , I _{SB1} , I _{SB2} parameters. Added Note "For next version of this device, kindly refer here. Further details about improvement and comparison between current and new versions can be found in the PCN193805." and referred the same note in I _{CC} , I _{SB1} , I _{SB2} parameters. Updated Data Retention Characteristics: Added Note "This device is offered with improved I _{CC} , I _{SB1} , and I _{SB2} specifications compare to the current revision with same marketing part number. The new device will be in production from WW1952. For more information, please contact Cypress sales representative." and referred the same note in I _{CCDR} parameter. Added Note "For next version of this device, kindly refer here. Further details about improvement and comparison between current and new versions can be found in the PCN193805." and referred the same note in I _{CCDR} parameter. Added Note "For next version of this device, kindly refer here. Further details about improvement and comparison between current and new versions can be found in the PCN193805." and referred the same note in I _{CCDR} parameter. Updated Package Diagrams: spec 51-85150 — Changed revision f

Document Number: 001-84771 Rev. *K Page 18 of 20



Document History Page (continued)

Rev.	ECN No.	Submission Date	Description of Change
*K	6816924		Removed CY62168G(E)30 part related information in all instances across the document Removed 2.2 V to 3.6 V Voltage Range related information in all instances across the document. Updated Ordering Information: Updated part numbers. Updated Ordering Code Definitions. Updated to new template. Completing Sunset Review.

Document Number: 001-84771 Rev. *K Page 19 of 20



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

Cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/iot

cypress.com/memory

Memory cypress.com/memory
Microcontrollers cypress.com/mcu
PSoC cypress.com/psoc

Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Code Examples | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2012–2020. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or properly damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component o

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-84771 Rev. *K Revised February 26, 2020 Page 20 of 20