

CY7C199CN

256 K (32 K × 8) Static RAM

Features

- Fast access time: 15 ns and 20 ns
- Wide voltage range: 5.0V ± 10% (4.5V to 5.5V)
- complementary metal oxide semiconductor (CMOS) for optimum speed and power
- Transistor transistor logic (TTL) compatible inputs and outputs
- 2.0 V data retention
- Low CMOS standby power
- Automated power down when deselected
- Available in Pb-free 28-pin Thin Small Outline Package (TSOP)
 I, 28-pin Molded Small Outline J-Lead (SOJ) and 28-pin DIP packages


Logic Block Diagram

General Description [1]

The CY7C199CN is a high performance CMOS Asynchronous SRAM organized as 32K by 8 bits that supports an asynchronous memory interface. The device features an automatic power down feature that reduces power consumption when deselected.

See the "Truth Table" on page 4 in this data sheet for a complete description of read and write modes.

The CY7C199CN is available in Pb-free 28-pin TSOP I, 28-pin Molded SOJ and 28-pin DIP package(s).



Product Portfolio

	-15	-20	Unit
Maximum access time	15	20	ns
Maximum operating current	80	75	mA
Maximum CMOS standby current (low power)	500	500	μA

Cypress Semiconductor Corporation198 Champion CourtSan Jose, CA 95134-1709408-943-2600Document #: 001-06435 Rev. *FRevised May 4, 2011



CY7C199CN

Contents


Pin Layout and Specifications	
Pin Description	
Truth Table	
Maximum Ratings	
Operating Range	4
Capacitance	
Thermal Resistance	5
DC Electrical Characteristics	
AC Test Loads	
AC Test Conditions	6
AC Electrical Characteristics	7
Data Retention Characteristics	7
Timing Waveforms	
Data Retention Waveform	
Read Cycle 1	
	•

Read Cycle 2	9
Write Cycle 1 (WE controlled)	10
Write Cycle 2 (CE controlled)	11
Write Cycle 3 (WE controlled, OE low)	12
Ordering Information	13
Ordering Code Definitions	13
Package Diagrams	14
Acronyms	17
Document Conventions	17
Units of Measure	17
Document History Page	18
Sales, Solutions, and Legal Information	18
Worldwide Sales and Design Support	18
Products	
PSoC Solutions	18





Pin Layout and Specifications



Note

1. For best practices recommendations, refer to the Cypress application note System Design Guidelines on www.cypress.com.



Pin Description

Pin	Туре	Description	DIP	SOJ	TSOP I
A _X	Input	Address inputs	1, 2, 3, 4, 5, 6, 7, 8, 9,1, 2, 3, 4, 5, 6, 7, 8, 9, 10,10, 21, 23, 24, 25, 2621, 23, 24, 25, 26		2, 3, 4, 5, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 28
CE	Control	Chip rnable	20	20	27
IO _X	Input or Output	Data input outputs	11, 12, 13, 15, 16, 17, 18, 19	11, 12, 13, 15, 16, 17, 18, 19	18, 19, 20, 22, 23, 24, 25, 26
OE	Control	Output rnable	22	22	1
V _{CC}	Supply	Power (5.0V)	28	28	7
V _{SS}	Supply	Ground	14	14	21
WE	Control	Write enable	27	27	6

Truth Table

CE	OE	WE	IOx	Mode	Power
Н	Х	Х	High-Z	Deselect/Power down	Stand by (I _{SB})
L	L	Н	Data Out	Read	Active (I _{CC})
L	Х	L	Data In	Write	Active (I _{CC})
L	Н	Н	High-Z	Selected, Outputs disabled	Active (I _{CC})

Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Parameter	Description	Value	Unit
T _{STG}	Storage temperature	-65 to +150	°C
T _{AMB}	Ambient temperature with power applied (that is, case temperature)	-55 to +125	°C
V _{CC}	Core Supply voltage relative to V _{SS}	-0.5 to +7.0	V
V _{IN} , V _{OUT}	DC voltage applied to any pin relative to V _{SS}	-0.5 to V _{CC} + 0.5	V
I _{OUT}	Output short-circuit current	20	mA
V _{ESD}	Static discharge voltage (in accordance with MIL-STD-883, Method 3015)	> 2001	V
I _{LU}	Latch-up current	> 200	mA

Operating Range

Range	Ambient Temperature (T _A)	Voltage Range (V _{CC})
Commercial	0 °C to 70 °C	5.0 V ± 10%
Industrial	–40 °C to 85 °C	5.0 V ± 10%



DC Electrical Characteristics

Over the Operating Range (-15, -20)^[2]

Deremeter	Description	Condition			-15		-20	Unit
Parameter	Description			Min	Max	Min	Max	Unit
V _{IH}	Input HIGH voltage			2.2	V _{CC} + 0.3	2.2	V _{CC} + 0.3	V
V _{IL}	Input LOW voltage			-0.5	0.8	-0.5	0.8	V
V _{OH}	Output HIGH voltage	V _{CC} = Min, I _{OH} = -4.0 mA		2.4	-	2.4	-	V
V _{OL}	Output LOW voltage	V _{CC} = Min, I _{OL} = 8.0 mA		-	0.4	-	0.4	V
I _{CC}		V _{CC} = Max, I _{OUT} = 0 mA, f = F _{max} = 1/t _{RC}		-	80	-	75	mA
I _{SB1}	Automatic CE power	$Max V_{CC}, \overline{CE} \ge V_{IH},$		-	30	_	30	mA
	down current TTL inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, f = F _{max}	L	-	10	-	10	mA
I _{SB2}	Automatic CE Power	$Max V_{CC}, \overline{CE} \ge V_{CC} - 0.3 V,$		-	10	-	10	mA
	down current CMOS Inputs	$V_{IN} \ge V_{CC} - 0.3$ V, or $V_{IN} \le 0.3$ V, f = 0	L	-	500	-	500	μA
I _{OZ}	Output leakage current	$GND \le V_I \le V_{CC}$, output disabled		-5	+5	-5	+5	μA
I _{IX}	Input leakage current	$GND \leq V_I \leq V_{CC}$		-5	+5	-5	+5	μA

Capacitance [3]

Parameter	Description	Conditions	Мах	Unit
C _{IN}	Input capacitance	T _A = 25°C, f = 1 MHz, V _{CC} = 5.0 V	8	pF
C _{OUT}	Output capacitance		8	

Thermal Resistance [3]


Parameter	Description	Conditions	TSOP I	SOJ	DIP	Unit
Θ_{JA}		Still air, soldered on a 3 × 4.5 square inch, two–layer printed	88.6	79	69.33	°C/W
Θ _{JC}	Thermal resistance (junction to case)	circuit board	21.94	41.42	31.62	

Note

2. V_{IL} (min) = -2.0 V for pulse durations of less than 20 ns.



AC Test Loads



AC Test Conditions

Parameter	Description	Nom	Unit
C1	Capacitor 1	30	pF
C2	Capacitor 2	5	
R1	Resistor 1	480	Ω
R2	Resistor 2	255	
R3	Resistor 3	480	
R4	Resistor 4	255	
R _{TH}	Resistor Thevenin	167	
V _{TH}	Voltage Thevenin	1.73	V

Note

3. Tested initially and after any design or process change that may affect these parameters.



AC Electrical Characteristics [4]

Devenuetor	Description	-	·15	-	20	Unit
Parameter	Description	Min	Max	Min	Мах	Unit
t _{RC}	Read cycle time	15	_	20	_	ns
t _{AA}	Address to data valid	-	15	_	20	ns
t _{OHA}	Data hold from address change	3	_	3	_	ns
t _{ACE}	CE to data valid	-	15	_	20	ns
t _{DOE}	OE to data valid	-	7	_	9	ns
t _{LZOE}	OE to Low-Z ^[5]	0	_	0	_	ns
t _{HZOE}	OE to High-Z ^[5, 6]	-	7	_	9	ns
t _{LZCE}	CE to Low-Z ^[5]	3	-	3	-	ns
t _{HZCE}	CE to High-Z ^[5, 6]	_	7	-	9	ns
t _{PU}	CE to Power Up	0	-	0	-	ns
t _{PD}	CE to Power Down	-	15	_	20	ns
t _{WC}	Write Cycle Time ^[7]	15	_	20	_	ns
t _{SCE}	CE to write end	10	_	15	-	ns
t _{AW}	Address setup to write end	10	_	15	-	ns
t _{HA}	Address hold from write end	0	_	0	-	ns
t _{SA}	Address setup to write start	0	_	0	-	ns
t _{PWE}	WE pulse width	9	_	15	-	ns
t _{SD}	Data setup to write end	9	-	10	_	ns
t _{HD}	Data hold from write end	0	-	0	-	ns
t _{HZWE}	WE LOW to High-Z ^[5, 6]	_	7	_	10	ns
t _{LZWE}	WE HIGH to Low-Z ^[5]	3	-	3	-	ns

Data Retention Characteristics [8]

Parameter	Description	Condition	Min	Max	Unit
V _{DR}	V _{CC} for data retention		2.0	-	V
I _{CCDR}	Data retention current	$V_{CC} = V_{DR} = 2.0 \text{ V}, \overline{CE} \ge V_{CC} - 0.3 \text{ V},$	—	150	μA
t _{CDR}	Chip deselect to data retention time	$V_{IN} \ge V_{CC} - 0.3 \text{ V or } V_{IN} \le 0.3 \text{ V}$	0	-	ns
t _R	Operation recovery time		200	_	μs

Notes

4. Test Conditions are based on a transition time of 3 ns or less and timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V.

5. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device.


6. t_{HZOE} , t_{HZCE} , t_{HZWE} are specified as in part (b) of the "" on page 5. Transitions are measured ± 200 mV from steady state voltage.

The internal memory write time is defined by the overlap of CE LOW and WE LOW. CE and WE must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data setup and hold timing must be referenced to the leading edge of the signal that terminates the write.

8. L-version only.



Timing Waveforms




Notes

9. Device is continuously selected. $\overline{OE} = V_{IL} = \overline{CE}$. 10. WE is HIGH for read cycle.



Timing Waveforms (continued)



Notes

11. This cycle is \overline{OE} controlled and \overline{WE} is HIGH read cycle. 12. Address valid before or similar with \overline{CE} transition LOW.



Timing Waveforms (continued)




Figure 3. Write Cycle 1 (WE controlled) [13, 14, 15]

Notes

- 13. This cycle is \overline{WE} controlled, \overline{OE} is HIGH during write. 14. Data in and/or out is high impedance if $\overline{OE} = V_{IH}$.
- 15. During this period the IOs are in output state and input signals must not be applied.
- 16. This cycle is \overline{CE} controlled.
- 17. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high impedance state.



Timing Waveforms (continued)




Figure 5. Write Cycle 3 ($\overline{\text{WE}}$ controlled, $\overline{\text{OE}}$ low) ^[18]






Ordering Information

Contact local sales representative regarding availability of these parts.

Speed (ns)	Ordering Code	Package Diagram	Package Type	Power Option	Operating Range
15	CY7C199CN-15PXC	51-85014	28 DIP (6.9 x 35.6 x 3.5 mm), Pb-free	Standard	Commercial
	CY7C199CN-15VXC	51-85031	28-Pin (300-Mil) Molded SOJ, Pb-free	Standard	Commercial
	CY7C199CNL-15VXI	51-85031	28-Pin (300-Mil) Molded SOJ, Pb-free	Low Power	Industrial
20	CY7C199CN-20ZXI	51-85071	28 TSOP I (8 x 13.4 mm), Pb-free	Standard	Industrial

Ordering Code Definitions







Package Diagrams

Figure 6. 28-pin TSOP I (8 x 13.4 mm), 51-85071

NOTE: ORIENTATION I.D MAY BE LOCATED EITHER AS SHOWN IN OPTION 1 OR OPTION 2





DIMENSION IN MM MAX. MIN.

51-85071 *I




Package Diagrams (continued)

Figure 7. 28-pin (300 Mil) Molded SOJ, 51-85031

NDTE :

- 1. JEDEC STD REF MD088
- 2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.006 in (0.152 mm) PER SIDE
- 3. DIMENSIONS IN INCHES MIN.




51-85031 *D

Page 14 of 18



Package Diagrams (continued)





51-85014 *E



Acronyms

Acronym	Description		
CE	chip enable		
CMOS	Complementary metal oxide semiconductor		
I/O	Input/output		
OE	output enable		
SRAM	Static random access memory		
SOJ	Small Outline J-Lead		
TSOP	Thin Small Outline Package		
VFBGA	Very Fine-Pitch Ball Grid Array		

Document Conventions

Units of Measure

Symbol	Unit of Measure		
ns	nano seconds		
V	Volts		
μA	micro Amperes		
mA	milli Amperes		
mV	milli Volts		
mW	milli Watts		
MHz	Mega Hertz		
pF	pico Farad		
°C	degree Celcius		
W	Watts		



Document History Page

Document Title: CY7C199CN, 256 K (32 K × 8) Static RAM Document Number: 001-06435				
Revision	ECN.	Submission Date	Orig. of Change	Description of Change
**	430363	See ECN	NXR	New Data Sheet
*A	684342	See ECN	VKN	Added Automotive-A Information Updated Ordering Information Table
*B	839904	See ECN	VKN	Added $\ensuremath{t_{\text{DOE}}}$ spec for Automotive-A part in AC Electrical characteristics table
*C	2896044	03/19/2010	NXR	Updated Ordering Information Table Updated Package Diagram
*D	3108898	12/13/2010	PRAS	Added Ordering Code Definitions.
*E	3198636	03/17/11	PRAS	Dislodged Automotive device information to 001-67737 Updated template and styles.
*F	3246329	05/04/2011	PRAS	Addtional information on ISB1, ISB2 with respect to L parts



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2006-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 001-06435 Rev. *F

Revised May 4, 2011

Page 18 of 18

All products and company names mentioned in this document may be the trademarks of their respective holders.