

### **CY7C1399BN**

# 256-Kbit (32 K × 8) Static RAM

#### Features

- Temperature Ranges
   □ Industrial: -40 °C to 85 °C
   □ Commercial: 0 °C to 70 °C
   □ Automotive-A: -40 °C to 85 °C
- Single 3.3 V power supply
- Ideal for low-voltage cache memory applications
- High speed: 12 ns
- Low active power □ 180 mW (max)
- Low-power alpha immune 6T cell
- Available in pb-free and non pb-free plastic SOJ and TSOP- I packages


#### **Functional Description**

The CY7C1399BN is a high-performance 3.3 V CMOS Static RAM organized as 32,768 words by 8 bits. Easy memory expansion is provided by an <u>active LOW Chip Enable (CE)</u> and active LOW Output Enable ( $\overline{OE}$ ) and tristate drivers. The device has an automatic power-down feature, reducing the power consumption by more than 95% when deselected.

An active LOW Write Enable signal ( $\overline{\text{WE}}$ ) controls the writing/reading operation of the memory. When  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  inputs are both LOW, data on the eight data input/output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is written into the memory location addressed by the address present on the address pins (A<sub>0</sub> through A<sub>14</sub>). Reading the device is accomplished by selecting the device and enabling the outputs,  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  active LOW, while  $\overline{\text{WE}}$  remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins is present on the eight data input/output pins.

The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and Write Enable (WE) is HIGH. The CY7C1399BN is available in 28-pin standard 300-mil-wide SOJ and TSOP Type I packages.

For a complete list of related documentation, click here.



#### Logic Block Diagram

**Cypress Semiconductor Corporation** Document Number: 001-06490 Rev. \*I 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised January 4, 2018



# Contents

Pin Configurations	3
Selection Guide	3
Maximum Ratings	4
Operating Range	4
Electrical Characteristics	4
Capacitance	5
AC Test Loads and Waveforms	5
Data Retention Characteristics	5
Data Retention Waveform	5
Switching Characteristics	6
Switching Waveforms	
Truth Table	
Ordering Information	
Ordering Code Definitions	

Package Diagrams	12
Acronyms	
Document Conventions	14
Units of Measure	14
Document History Page	15
Sales, Solutions, and Legal Information	16
Worldwide Sales and Design Support	16
Products	16
PSoC <sup>®</sup> Solutions	16
Cypress Developer Community	16
Technical Support	16



### **Pin Configurations**

#### Figure 1. 28-pin TSOP pinout (Top View)

TSO Top Vi	-	
22 23 24 25 26 27 28 1 2 3 4 5 6 7	21 A <sub>0</sub> 20 CE 19 I/O7 18 I/O6 17 I/O5 16 I/O3 14 GND 13 I/O2 12 I/O1 13 I/O2 12 I/O1 10 A14 9 A13 8 A12	



 
 SOJ Top View

 A5
 1
 28
 VCC

 A6
 2
 27
 WE

 A7
 3
 26
 A4

 A8
 4
 25
 A3

 A9
 5
 24
 A2

 A10
 6
 23
 A1

 A11
 7
 22
 OE

 A12
 8
 21
 A0

 A13
 9
 20
 CE

 A14
 10
 19
 I/O7

 I/O0
 11
 18
 I/O6

 I/O1
 12
 17
 I/O5

 I/O2
 13
 16
 I/O4

 GND
 14
 15
 I/O3

## **Selection Guide**

Description	Condition	-12	-15
Maximum access time (ns)		12	15
Maximum operating current (mA)		55	50
Maximum CMOS standby current (µA)	Commercial	500	-
	Commercial (L)	50	-
	Industrial	500	500
	Automotive-A	l	500



### **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature65 °C to +150 °C
Ambient temperature with power applied55 °C to +125 °C
Supply voltage on $V_{CC}$ to relative GND $^{[1]}$ –0.5 V to +4.6 V
DC voltage applied to outputs in high Z State $^{[1]}$ 0.5 V to V_{CC} + 0.5 V
DC input voltage $^{[1]}$ –0.5 V to V <sub>CC</sub> + 0.5 V

Output current into outputs (LOW) 20 mA
Static discharge voltage
(per MIL-STD-883, Method 3015) >2001 V
Latch-up current>200 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>
Commercial	0 °C to +70 °C	$3.3~V\pm300~mV$
Industrial	–40 °C to +85 °C	
Automotive-A	–40 °C to +85 °C	

#### **Electrical Characteristics**

Over the Operating Range

Parameter <sup>[1]</sup>	Description Test Conditions			-12		-15	Unit	
Farameter	Description			Min	Max	Min	Max	Unit
V <sub>OH</sub>	Output HIGH voltage	Min V <sub>CC</sub> , $I_{OH} = -2$ .	0 mA	2.4	-	2.4	-	V
V <sub>OL</sub>	Output LOW voltage	Min V <sub>CC</sub> , I <sub>OL</sub> = 4.0 n	۱A	-	0.4	-	0.4	V
V <sub>IH</sub>	Input HIGH voltage			2.2	V <sub>CC</sub> + 0.3	2.2	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub> <sup>[1]</sup>	Input LOW voltage			-0.3	0.8	-0.3	0.8	V
I <sub>IX</sub>	Input leakage current			-1	+1	-1	+1	μA
I <sub>OZ</sub>	Output leakage current	$GND \le V_{IN} \le V_{CC}, C$	utput disabled	-5	+5	-5	+5	μA
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	Max V <sub>CC</sub> , I <sub>OUT</sub> = 0 mA, f = $f_{MAX}$ = 1/t <sub>RC</sub>		_	55	-	50	mA
I <sub>SB1</sub>	Automatic CE power-down	$Max V_{CC}, \overline{CE} \ge V_{IH},$	Commercial	-	5	-	-	mA
	current – TTL inputs	$V_{IN} \ge V_{IH}$ , or $V_{IN} \le V_{IL}$ ,	Commercial (L)	-	4	-	-	mA
		$f = f_{MAX}$	Industrial	-	5	-	5	mA
			Automotive-A	-	_	-	5	mA
I <sub>SB2</sub>	Automatic CE Power-down	Max V <sub>CC</sub> ,	Commercial	-	500	-	-	μA
	current – CMOS inputs <sup>[2]</sup>	$\overline{CE} \ge V_{CC} - 0.3 V$ ,	Commercial (L)	-	50	-	-	μA
			Industrial	-	500	-	500	μA
		$\label{eq:VIN} \begin{array}{l} V_{IN} \geq V_{CC} - 0.3 \text{ V, or} \\ V_{IN} \leq 0.3 \text{ V,} \end{array}$	Automotive-A	_	_	_	500	μA
		$\label{eq:WE} \begin{array}{l} WE \geq \! V_{CC} \! - \! 0.3  V  \text{or} \\ WE \leq \! 0.3  V \! , \\ f \! = \! f_{MAX} \end{array}$						

- Notes
   Minimum voltage is equal to -2.0 V for pulse durations of less than 20 ns.
   Device draws low standby current regardless of switching on the addresses.




# Capacitance

Parameter <sup>[3]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub> : Addresses	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz, V <sub>CC</sub> = 3.3 V	5	pF
C <sub>IN</sub> : Controls			6	pF
C <sub>OUT</sub>	Output capacitance		6	pF

# AC Test Loads and Waveforms

Figure 3. AC Test Loads and Waveforms <sup>[4]</sup>




# **Data Retention Characteristics**

(Over the Operating Range - L version only)

Parameter	Description	Conditions	Min	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for data retention		2.0	_	V
I <sub>CCDR</sub>	Data retention current	$V_{CC} = V_{DR} = 2.0 V,$	0	20	μΑ
t <sub>CDR</sub>	Chip deselect to data retention time	$\overrightarrow{CE} \ge V_{CC} - 0.3 \text{ V},$ $V_{IN} \ge V_{CC} - 0.3 \text{ V or } V_{IN} \le 0.3 \text{ V}$	0	_	ns
t <sub>R</sub>	Operation recovery time		t <sub>RC</sub>	Ι	ns

# Data Retention Waveform

#### Figure 4. Data Retention Waveform



#### Notes

- 3. Tested initially and after any design or process changes that may affect these parameters.
- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and capacitance C<sub>L</sub> = 30 pF.



#### **Switching Characteristics**

Over the Operating Range


Parameter <sup>[5]</sup>	Description	-	12	-	15	11:::4
	Description	Min	Max	Min	Max	– Unit
Read Cycle	•		•		•	•
t <sub>RC</sub>	Read cycle time	12	-	15	_	ns
t <sub>AA</sub>	Address to data valid	-	12	_	15	ns
t <sub>OHA</sub>	Data hold from address change	3	-	3	-	ns
t <sub>ACE</sub>	CE LOW to data valid	-	12	_	15	ns
t <sub>DOE</sub>	OE LOW to data valid	-	5	_	6	ns
t <sub>LZOE</sub>	OE LOW to low Z <sup>[6]</sup>	0	-	0	-	ns
t <sub>HZOE</sub>	OE HIGH to high Z <sup>[6, 7]</sup>	-	5	_	6	ns
t <sub>LZCE</sub>	CE LOW to low Z [6]	3	-	3	-	ns
t <sub>HZCE</sub>	CE HIGH to high Z <sup>[6, 7]</sup>	-	6	_	7	ns
t <sub>PU</sub>	CE LOW to power-up	0	-	0	-	ns
t <sub>PD</sub>	CE HIGH to power-down	-	12	_	15	ns
Write Cycle <sup>[8,</sup>	9]	· · · · · ·				
t <sub>WC</sub>	Write cycle time	12	-	15	-	ns
t <sub>SCE</sub>	CE LOW to write end	8	-	10	-	ns
t <sub>AW</sub>	Address setup to write end	8	-	10	-	ns
t <sub>HA</sub>	Address hold from write end	0	-	0	-	ns
t <sub>SA</sub>	Address setup to write start	0	_	0	-	ns
t <sub>PWE</sub>	WE pulse width	8	_	10	_	ns
t <sub>SD</sub>	Data setup to write end	7	-	8	-	ns
t <sub>HD</sub>	Data hold from write end	0	_	0	-	ns
t <sub>HZWE</sub>	WE low to high Z <sup>[8]</sup>	-	7	-	7	ns
t <sub>LZWE</sub>	WE high to low Z <sup>[6]</sup>	3	-	3	_	ns

Notes

5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> best conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and capacitance C<sub>L</sub> = 30 pF.
 At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
 t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZCE</sub>, t<sub>HZCE</sub>, t<sub>HZCE</sub>, t<sub>HZCE</sub> is less than t<sub>LZWE</sub> for any given device.
 t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZCE</sub>, t<sub>HZCE</sub>, t<sub>HZCE</sub> are specified with C<sub>L</sub> = 5 pF as in AC Test Loads. Transition is measured ±500 mV from steady state voltage.
 The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
 The minimum write cycle time for Write Cycle No. 3 (WE Controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.



**Switching Waveforms** 




Notes

10. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ . 11. WE is HIGH for read cycle. 12. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.



## Switching Waveforms (continued)




Notes

- 13. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
  14. Data I/O is high impedance if OE = V<sub>IH</sub>.
  15. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
  16. During this period, the I/Os are in the output state and input signals should not be applied.



# Switching Waveforms (continued)



Notes

17. If CE goes HIGH simultaneously with  $\overline{\text{WE}}$  HIGH, the output remains in a high-impedance state. 18. The minimum write cycle pulse width should be equal to the sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ . 19. During this period, the I/Os are in the output state and input signals should not be applied.



# **Truth Table**

CE	WE	OE	Input/Output	Mode	Power
Н	Х	Х	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Н	L	Data Out	Read	Active (I <sub>CC</sub> )
L	L	Х	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Deselect, Output disabled	Active (I <sub>CC</sub> )



### **Ordering Information**

Cypress offers other versions of this type of product in many different configurations and features. The following table contains only the list of parts that are currently available.


For a complete listing of all options, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products or contact your local sales representative.


Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
12	CY7C1399BN-12ZXC	51-85071	28-pin TSOP I (Pb-free)	Commercial
	CY7C1399BNL-12ZXC		28-pin TSOP I (Pb-free)	
	CY7C1399BN-12VXI	51-85031	28-pin molded SOJ (Pb-free)	Industrial

Contact your local sales representative regarding availability of these parts.

#### **Ordering Code Definitions**







#### **Package Diagrams**

Figure 10. 28-pin SOJ (300 Mils) V28.3 (Molded SOJ V21) Package Outline, 51-85031


28 Lead (300 Mil) Molded SOJ V21

#### NDTE :

1. JEDEC STD REF MOO88

2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.006 in (0.152 mm) PER SIDE

3. DIMENSIONS IN INCHES MIN.





## Package Diagrams (continued)




Figure 11. 28-pin TSOP I (8 × 13.4 × 1.2 mm) Z28 (Standard) Package Outline, 51-85071

0.20 0.05

8.1 7.9

MAX. MIN.

51-85071 \*J



### Acronyms

Acronym	Description	
CE	Chip Enable	
CMOS	Complementary Metal Oxide Semiconductor	
I/O	Input/Output	
OE	Output Enable	
SRAM	Static Random Access Memory	
TSOP	Thin Small Outline Package	
WE	Write Enable	

### **Document Conventions**

#### Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
mA	milliampere
mV	millivolt
mW	milliwatt
ns	nanosecond
pF	picofarad
V	volt
W	watt



# **Document History Page**

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	423877	NXR	See ECN	New data sheet.
*A	498575	NXR	See ECN	Added Automotive-A range related information in all instances across the document. Updated Electrical Characteristics: Removed I <sub>OS</sub> parameter and its details. Updated Ordering Information.
*В	2896382	AJU	03/19/2010	Updated Ordering Information: Removed obsolete part numbers. Updated Package Diagrams.
*C	3053362	PRAS	10/08/2010	Updated Ordering Information: Removed pruned part numbers CY7C1399BNL-15VXC and CY7C1399BNL-15VXCT. Added Ordering Code Definitions.
*D	3383869	TAVA	09/26/2011	Rearranged sections for better clarity. Updated Features: Added Commercial Temperature Range related information. Updated Functional Description: Removed Note "For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the interner at www.cypress.com website." and its reference. Updated Switching Waveforms: Modified the notes in figures under Read cycle and Write cycle sections. Updated Package Diagrams. Added Acronyms and Units of Measure. Updated to new template.
*E	4121360	VINI	09/12/2013	Updated to new template. Completing Sunset Review.
*F	4540416	VINI	10/16/2014	Updated Switching Waveforms: Updated Note 18. Updated Package Diagrams: spec 51-85071 – Changed revision from *I to *J. Completing Sunset Review.
*G	4578447	VINI	01/16/2015	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Ordering Information: Removed the prune part numbers CY7C1399BN-12VXC and CY7C1399BN-15VXA. Updated Package Diagrams: spec 51-85031 – Changed revision from *E to *F. Updated to new template.
*H	4985705	NILE	10/24/2015	No technical updates. Completing Sunset Review.
*	6013894	AESATMP9	01/04/2018	Updated logo and copyright.



#### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

Arm <sup>®</sup> Cortex <sup>®</sup> Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

#### PSoC<sup>®</sup> Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community Community | Projects | Video | Blogs | Training | Components

Technical Support cypress.com/support

© Cypress Semiconductor Corporation, 2006-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software is one code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document, any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or system could cause personal injury, death, or properly damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-06490 Rev. \*I