



16-Mbit (1 M words × 16 bit) Static RAM with Error-Correcting Code (ECC)

Features

- High speed
 - □ t_{AA} = 10 ns
- Temperature range
 - □ Automotive-E: -40 °C to 125 °C
- Embedded error-correcting code (ECC) for single-bit error correction
- Low active and standby currents
 - □ I_{CC} = 90-mA typical at 100 MHz
 - \square I_{SB2} = 20-mA typical
- Operating voltage range: 2.2 V to 3.6 V
- 1.0-V data retention
- Transistor-transistor logic (TTL) compatible inputs and outputs
- Available in Pb-free 48-ball VFBGA and 48-pin TSOP I packages

Functional Description

CY7C1061G^[1] is a high-performance CMOS fast static RAM automotive part with embedded ECC. ECC logic can detect and correct single-bit error in read data word during read cycles.

This device has single chip en<u>able</u> input and is accessed by asserting the chip enable input (CE) LOW.


To perform data writes, assert the Write Enable ($\overline{\text{WE}}$) input LOW and provide the data and address on the device data pins (I/O₀ through I/O₁₅) and address pins (A₀ through A₁₉) respectively. The Byte High Enable (BHE) and Byte Low Enable (BLE), inputs control byte writes and write data on the corresponding I/O lines to the memory location specified. BHE controls I/O₈ through I/O₁₅ and BLE controls I/O₀ through I/O₇.

To perform data reads, assert the Output Enable (\overline{OE}) input and provide the required address on the address lines. Read data is accessible on I/O lines (I/O $_0$ through I/O $_{15}$). You can perform byte accesses by asserting the required byte enable signal (BHE or \overline{BLE}) to read either the upper byte or the lower byte of data from the specified address location.

All I/Os (I/O₀ through I/O₁₅) are <u>placed</u> in a high-impedance state when the devi<u>ce</u> is <u>deselected</u> ($\overline{\text{CE}}$ HIGH), or control signals are de-asserted ($\overline{\text{OE}}$, $\overline{\text{BLE}}$, $\overline{\text{BHE}}$). Refer to the below logic block diagram.

The CY7C1061G automotive device is available in 48-ball VFBGA and 48-pin TSOP I packages.

Logic Block Diagram - CY7C1061G



Note

The device does not support automatic write-back on error detection.

Cypress Semiconductor CorporationDocument Number: 001-84821 Rev. *H

198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600





Contents

Pin Configurations	3
Product Portfolio	
Maximum Ratings	
Operating Range	
DC Electrical Characteristics	
Capacitance	5
Thermal Resistance	
AC Test Loads and Waveforms	5
Data Retention Characteristics	
Data Retention Waveform	
AC Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering information	1 ರ
Ordering Code Definitions	13
Package Diagrams	14
Acronyms	15
Document Conventions	
Units of Measure	15
Document History Page	16
Sales, Solutions, and Legal Information	18
Worldwide Sales and Design Support	18
Products	18
PSoC® Solutions	18
Cypress Developer Community	18
Technical Support	



Pin Configurations

Figure 1. 48-ball VFBGA (6 × 8 × 1.0 mm) pinout [2]





Figure 2. 48-pin TSOP I (12 \times 18.4 \times 1 mm) pinout [2]



Product Portfolio

				Current Co		nsumption	
Product	Pango	V _{CC} Range (V) Speed		Operating I _{CC} (mA)		Standby	I. (mA)
Floudet	Range	VCC Kange (V)	(ns)	f = f _{max}		Standby, I _{SB2} (mA)	
				Typ ^[3]	Max	Typ ^[3]	Max
CY7C1061G30	Automotive	2.2 V-3.6 V	10	90	160	20	50

Notes

- NC pins are not connected internally to the die.
- NC pins are not connected internally to the die.
 Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at V_{CC} = 3 V, T_A = 25 °C.



Maximum Ratings

DC input voltage [4]0.5 V to V _{CC} + 0.	5 V
Current into outputs (LOW)20	mΑ
Static discharge voltage (MIL-STD-883, Method 3015)>200	1 V
Latch-up current> 140	mΑ

Operating Range

Grade	Ambient Temperature	V _{CC}	
Automotive-E	–40 °C to +125 °C	2.2 V to 3.6 V	

DC Electrical Characteristics

Over the operating range of -40 °C to 125 °C

Davamatav	Dane		Took Conditions		10 ns		Unit
Parameter	Description		Test Conditions	Min	Typ [5]	Max	Unit
V _{OH}	Output HIGH	2.2 V to 2.7 V	V _{CC} = Min, I _{OH} = -1.0 mA	2.0	-	-	V
	voltage	2.7 V to 3.6 V	V _{CC} = Min, I _{OH} = -4.0 mA	2.2	-	-	
V _{OL}	Output LOW	2.2 V to 2.7 V	V _{CC} = Min, I _{OL} = 2 mA	_	-	0.4	V
	voltage	2.7 V to 3.6 V	V _{CC} = Min, I _{OL} = 8 mA	_	-	0.4	
V _{IH} ^[4]	Input HIGH	2.2 V to 2.7 V		2.0	-	V _{CC} + 0.3	V
	voltage	2.7 V to 3.6 V		2.0	-	V _{CC} + 0.3	
V _{IL} ^[4]	Input LOW	2.2 V to 2.7 V		-0.3	-	0.6	V
	voltage	2.7 V to 3.6 V		-0.3	-	0.8	
I _{IX}	Input leakage	current	$GND \le V_{IN} \le V_{CC}$	-5.0	-	+5.0	μΑ
I _{OZ}	Output leakag	je current	GND ≤ V _{OUT} ≤ V _{CC} , Output disabled	-5.0	-	+5.0	μΑ
I _{CC}	Operating supply current		V_{CC} = Max, I_{OUT} = 0 mA, $f = f_{MAX}$ = 1/ t_{RC} CMOS levels	-	90.0	160.0	mA
I _{SB1}	Automatic CE current – TTL		$\begin{aligned} &\text{Max V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{IH}}, \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ or V}_{\text{IN}} \leq \text{V}_{\text{IL}}, f = \text{f}_{\text{MAX}} \end{aligned}$	-	_	60.0	mA
I _{SB2}	Automatic CE current – CM0		$\begin{aligned} &\text{Max V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V}, \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V or V}_{\text{IN}} \leq 0.2 \text{ V}, \text{f} = 0 \end{aligned}$	-	20.0	50.0	mA

Notes

Document Number: 001-84821 Rev. *H Page 4 of 18

^{4.} V_{IL} (min) = -2.0 V and V_{IH} (max) = V_{CC} +2 V for pulse durations of less than 2 ns.

^{5.} Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at $V_{CC} = 3 \text{ V}$, $T_A = 25 \text{ }^{\circ}\text{C}$.



Capacitance


Parameter [6]	Description	Test Conditions	All Packages	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C _{OUT}	I/O capacitance		10	pF

Thermal Resistance

Parameter [6]	Description	Test Conditions	48-ball VFBGA	48-pin TSOP I	Unit
Θ_{JA}		Still air, soldered on a 3 × 4.5 inch, four layer printed circuit board	31.50	57.99	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		15.75	13.42	°C/W

AC Test Loads and Waveforms

Figure 3. AC Test Loads and Waveforms [7]



Parameters	3.0 V	Unit
R1	317	Ω
R2	351	Ω
V _{TH}	1.5	V
V _{HIGH}	3	V

Notes

- 6. Tested initially and after any design or process changes that may affect these parameters.
 7. Full-device AC operation assumes a 100-μs ramp time from 0 to V_{CC}(min) and 100-μs wait time after V_{CC} stabilizes to its operational value.




Data Retention Characteristics

Over the operating range of -40 °C to 125 °C

Parameter	Description	Conditions	Min	Max	Unit
V_{DR}	V _{CC} for data retention	_	1.0	-	V
I _{CCDR}	Data retention current	$V_{CC} = V_{DR}, \overline{CE} \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	_	50.0	mA
t _{CDR} ^[8]	Chip deselect to data retention time	_	0	_	ns
t _R ^[8]	Operation recovery time	V _{CC} ≥ 2.2 V	10.0	_	ns

Data Retention Waveform

Figure 4. Data Retention Waveform [9]



^{8.} Tested initially and after any design or process changes that may affect these parameters.
9. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC}(min) ≥ 100 μs or stable at V_{CC}(min) ≥ 100 μs.



AC Switching Characteristics

Over the operating range of -40 °C to 125 °C

Parameter [10]	Description	10	ns	11!4	
Parameter [19]	Description	Min	Max	Unit	
Read Cycle					
t _{POWER}	V _{CC} (stable) to the first access ^[11]	100.0	-	μS	
t _{RC}	Read cycle time	10.0	_	ns	
t _{AA}	Address to data	-	10.0	ns	
t _{OHA}	Data hold from address change	3.0	_	ns	
t _{ACE}	CE LOW to data	-	10.0	ns	
t _{DOE}	OE LOW to data	-	5.0	ns	
t _{LZOE}	OE LOW to low-Z [12, 13]	0	-	ns	
t _{HZOE}	OE HIGH to high-Z [12, 13]	-	5.0	ns	
t _{LZCE}	CE LOW to low-Z [12, 13]	3.0	_	ns	
t _{HZCE}	CE HIGH to high-Z [12, 13]	-	5.0	ns	
t _{PU}	CE LOW to power-up [14]	0	_	ns	
t _{PD}	CE HIGH to power-down [14]	-	10.0	ns	
t _{DBE}	Byte enable to data valid	-	5.0	ns	
t _{LZBE}	Byte enable to low-Z [12, 13]	0	_	ns	
t _{HZBE}	Byte disable to high-Z ^[12, 13]	-	6.0	ns	
Write Cycle [1	5, 16]				
t _{WC}	Write cycle time	10.0	_	ns	
t _{SCE}	CE LOW to write end	7.0	_	ns	
t _{AW}	Address setup to write end	7.0	_	ns	
t _{HA}	Address hold from write end	0	_	ns	
t _{SA}	Address setup to write start	0	_	ns	
t _{PWE}	WE pulse width	7.0	_	ns	
t _{SD}	Data setup to write end	5.0	_	ns	
t _{HD}	Data hold from write end	0	_	ns	
t _{LZWE}	WE HIGH to low-Z [12, 13]	3.0	_	ns	
t _{HZWE}	WE LOW to high-Z [12, 13]	-	5.0	ns	
t _{BW}	Byte Enable to write end	7.0	_	ns	

Notes

10. Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for V_{CC} ≥ 3 V) and V_{CC}/2 (for V_{CC} < 3 V), and input pulse levels of 0 to 3 V (for V_{CC} ≥ 3 V) and 0 to V_{CC} (for V_{CC} < 3 V). Test conditions for the read cycle use the output loading shown in part (a) of Figure 3 on page 5, unless specified otherwise.

11. t_{POWER} gives the minimum amount of time that the power supply is at stable V_{CC} until the first memory access is performed.

12. t_{HZOE}, t_{HZVE}, and t_{HZBE} are specified with a load capacitance of 5 pF, as shown in part (b) of Figure 3 on page 5. Hi-Z, Lo-Z transition is measured ±200 mV from steady state voltage.

13. At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZDE}, t_{HZOE} is less than t_{LZWE} for any device.

14. These parameters are guaranteed by design and are not tested.

^{14.} These parameters are guaranteed by design and are not tested.

15. The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE = V_{IL} and BHE, or BLE = V_{IL}. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates

^{16.} The minimum write pulse width for Write Cycle No. 2 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) should be sum of t_{HZWE} and t_{SD} .



Switching Waveforms

Figure 5. Read Cycle No. 1 of CY7C1061G (Address Transition Controlled) [17, 18]





Figure 6. Read Cycle No. 2 (OE Controlled) [18, 19]



Notes

- 17. The device is continuously selected, $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IL}$, \overline{BHE} or \overline{BLE} or both = V_{IL} . 18. \overline{WE} is HIGH for read cycle.
- 19. Address valid prior to or coincident with $\overline{\text{CE}}$ LOW transition.



Switching Waveforms (continued)

Figure 7. Write Cycle No. 1 (CE Controlled) [20, 21]





Figure 8. Write Cycle No. 2 (WE Controlled, OE LOW) [20, 21, 23]



Notes

- 20. The internal write time of the memory is defined by the overlap of WE = V_{IL}, $\overline{\text{CE}} = \text{V}_{IL}$, and $\overline{\text{BHE}}$ or $\overline{\text{BLE}} = \text{V}_{IL}$. These signals must be LOW to initiate a write and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates

- 21. Data I/O is in high-impedance state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.


 22. During this period, the I/Os are in output state. Do not <u>apply</u> input sign<u>als</u>.

 23. The minimum write pulse width for Write Cycle No. 2 (WE Controlled, \overline{OE} LOW) should be sum of t_{HZWE} and t_{SD}.



Switching Waveforms (continued)

Figure 9. Write Cycle No. 3 (WE Controlled) [24, 25]



Notes


^{24.} The internal write time of the memory is defined by the overlap of WE = V_{IL}, $\overline{\text{CE}} = \text{V}_{\text{IL}}$, and $\overline{\text{BHE}}$ or $\overline{\text{BLE}} = \text{V}_{\text{IL}}$. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates

^{25.} Data I/O is in high impedance state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$. 26. During this period the I/Os are in output state. Do not apply input signals.



Switching Waveforms (continued)

Figure 10. Write Cycle No. 3 (BLE or BHE Controlled) [27, 28]



Notes

27. The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE = V_{IL}, and BHE or BLE = V_{IL}. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates

^{28.} Data I/O is in high-impedance state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.

^{29.} During this period, the I/Os are in output state. Do not apply input signals.



Truth Table

CE	OE	WE	BLE	BHE	I/O ₀ –I/O ₇	I/O ₈ -I/O ₁₅	Mode	Power
Н	X ^[30]	X ^[30]	X ^[30]	X ^[30]	High Z	High Z	Power down	Standby (I _{SB})
L	L	Η	L	L	Data out	Data out	Read all bits	Active (I _{CC})
L	L	Н	L	Н	Data out	High Z	Read lower bits only	Active (I _{CC})
L	L	Н	Н	L	High Z	Data out	Read upper bits only	Active (I _{CC})
L	Х	L	L	L	Data in	Data in	Write all bits	Active (I _{CC})
L	Х	L	L	Н	Data in	High Z	Write lower bits only	Active (I _{CC})
L	Х	L	Н	L	High Z	Data in	Write upper bits only	Active (I _{CC})
L	Н	Н	Χ	Χ	High Z	High Z	Selected, outputs disabled	Active (I _{CC})
L	Х	X	Н	Н	High Z	High Z	Selected, outputs disabled	Active (I _{CC})


 $\mbox{\bf Note}$ 30. The input voltage levels on these pins should be either at $\mbox{V}_{\mbox{\scriptsize IH}}$ or $\mbox{V}_{\mbox{\scriptsize IL}}.$



Ordering Information

Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type (all Pb-free)	Operating Range
10	2.2 V-3.6 V	CY7C1061G30-10BV1XE		48-ball VFBGA (6 × 8 × 1.0 mm) (Pb-free)	Automotive-E
		CY7C1061G30-10ZXE		48-pin TSOP I (12 × 18.4 × 1.0 mm) (Pb-free)	

Ordering Code Definitions




Document Number: 001-84821 Rev. *H Page 13 of 18




Package Diagrams

Figure 11. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline, 51-85150



NOTE: PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD)

Figure 12. 48-pin TSOP I (12 × 18.4 × 1.0 mm) Z48A Package Outline, 51-85183





Acronyms

Acronym	Description		
BHE	Byte High Enable		
BLE	Byte Low Enable		
CE	Chip Enable		
CMOS	Complementary Metal Oxide Semiconductor		
I/O	Input/Output		
ŌĒ	Output Enable		
SRAM	Static Random Access Memory		
TSOP	Thin Small Outline Package		
TTL	Transistor-Transistor Logic		
VFBGA	Very Fine-Pitch Ball Grid Array		
WE	Write Enable		

Document Conventions

Units of Measure

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μΑ	microampere			
μS	microsecond			
mA	milliampere			
mm	millimeter			
ns	nanosecond			
Ω	ohm			
%	percent			
pF	picofarad			
V	volt			
W	watt			

Document Number: 001-84821 Rev. *H Page 15 of 18



Document History Page

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	3825225	MEMJ	11/29/2012	New data sheet.
*A	4003550	NILE	05/20/2013	Updated Document Title to read as "CY7C1061G Automotive, 16-Mbit (1 M words × 16 bit) Static RAM with Error-Correcting Code (ECC)". Updated Features. Updated Functional Description. Removed "Logic Block Diagram – CY7C1061GE". Updated Logic Diagram for Single Chip Enable. Updated Pin Configurations: Updated Pin diagram to have BV1XE without ERR pin Updated Product Portfolio. Updated Operating Range. Updated Capacitance. Updated Thermal Resistance. Updated Data Retention Characteristics. Updated AC Switching Characteristics: Removed 12 ns, 17 ns speed bin related information and included 10 ns speed bin related information. Updated Switching Waveforms. Removed "ERR Output – CY7C1061GE". Updated Package Diagrams:
*B	4292074	MEMJ	02/28/2014	Added 48-pin TSOP I Package Diagram (Figure 11). Updated Features: Mentioned frequency of measurement for I _{CC} (typical). Updated Functional Description:
				Replaced "an error detection" with "a single-bit error detection". Added Note 1 (for ECC) and referred the same note in CY7C1061G. Updated Product Portfolio: Replaced CY7C1061G with CY7C1061G30. Updated Operating Range: Replaced Automotive with Automotive-E. Updated DC Electrical Characteristics: Added typical value for I _{CC} parameter (90 mA). Added Note 5 and referred the same note in "Typ" column. Updated AC Switching Characteristics: Added I _{POWER} parameter and its details. Added Note 11 and referred the same note in description of t _{POWER} parameter. Added Note 13 and referred the same note in description of t _{LZOE} , t _{HZOE} , t _{LZC} t _{HZCE} , t _{LZBE} , t _{HZBE} , t _{LZWE} , and t _{HZWE} parameters. Added Note 16 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 22 and referred the same note in Figure 7 and Figure 8. Added Note 23 and referred the same note in Figure 9 (to indicate that I/Os are in output state).



Document History Page (continued)

Document Title: CY7C1061G Automotive, 16-Mbit (1 M words × 16 bit) Static RAM with Error-Correcting Code (ECC) Document Number: 001-84821				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*B (cont.)	4292074	MEMJ	02/28/2014	Updated Truth Table: Added Note 30 and referred the same note in "X" corresponding to Power down mode. Added condition to place outputs in disable state by making both BHE and BLE HIGH. Added Errata. Updated to new template.
*C	4330547	AJU	04/02/2014	No technical updates.
*D	4397546	AJU	06/03/2014	Updated AC Switching Characteristics: Updated Note 12 (Removed t_{LZOE} , t_{LZCE} , t_{LZWE} , and t_{LZBE} ; and added Hi-Z, Lo-Z transition).
*E	4469360	NILE	09/18/2014	No technical updates.
*F	4576640	VINI	11/21/2014	No technical updates.
*G	4800949	NILE	09/30/2015	Updated Logic Block Diagram – CY7C1061G. Updated Package Diagrams: spec 51-85183 – Changed revision from *C to *D. Removed Errata. Updated to new template.
*H	4983893	NILE	10/28/2015	Changed status from Preliminary to Final.

Document Number: 001-84821 Rev. *H Page 17 of 18



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive Clocks & Buffers

Interface

Lighting & Power Control

Memory **PSoC**

Touch Sensing

USB Controllers Wireless/RF

cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/memory cypress.com/go/psoc

cypress.com/go/automotive

cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2012-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-84821 Rev. *H Revised October 28, 2015 Page 18 of 18