



# 4K x 8/9 Dual-Port Static RAM with Sem, Int, Busy


#### **Features**

- True Dual-Ported Memory Cells that Enable Simultaneous Reads of the Same Memory Location
- 4K x 8 Organization (CY7C138)
- 4K x 9 Organization (CY7C139)
- 0.65-micron CMOS for Optimum Speed and Power
- High Speed Access: 15 ns
- Low Operating Power: I<sub>CC</sub> = 160 mA (max.)
- Fully Asynchronous Operation
- Automatic Power Down
- TTL Compatible
- Expandable Data Bus to 32/36 Bits or more using Master/Slave Chip Select when using more than one Device
- On-Chip Arbitration Logic
- Semaphores Included to Permit Software Handshaking between Ports
- INT Flag for Port-to-Port Communication
- Available in 68-pin PLCC
- Pb-free Packages Available

#### **Functional Description**

The CY7C138 and CY7C139 are high speed CMOS 4K x 8 and 4K x 9 dual-port static RAMs. Various arbitration schemes are included on the CY7C138/9 to handle situations when multiple processors access the same piece of data. Two ports are provided permitting independent, asynchronous access for reads and writes to any location in memory. The CY7C138/9 can be used as a standalone 8/9-bit dual-port static RAM or multiple devices can be combined to function as <u>a</u> 16/18-bit or wider master/slave dual-port static RAM. An M/S pin is provided for implementing 16/18-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor/multiprocessor designs, communications status buffering, and dual-port video/graphics memory.

Each port has independent control pins: chip enable (CE), read or write enable (R/W), and output enable (OE). Two flags are provided on each port (BUSY and INT). BUSY signals that the port is trying to access the same location currently being accessed by the other port. The interrupt flag (INT) permits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power down feature is controlled independently on each port by a chip enable (CE) pin or SEM pin.



#### Notes

- 1. BUSY is an output in master mode and an input in slave mode.
- 2. Interrupt: push-pull output and requires no pull-up resistor.

Cypress Semiconductor Corporation
Document #: 38-06037 Rev. \*E

198 Champion Court

San Jose, CA 95134-1709


• 408-943-2600

Revised June 03, 2009



# **Pin Configurations**

Figure 1. 68-Pin PLCC (Top View)



**Table 1. Pin Definitions** 

Left Port	Right Port	Description
I/O <sub>0L-7L(8L)</sub>	I/O <sub>0R-7R(8R)</sub>	Data Bus Input/Output
A <sub>0L-11L</sub>	A <sub>0R-11R</sub>	Address Lines
CEL	CE <sub>R</sub>	Chip Enable
OE <sub>L</sub>	OE <sub>R</sub>	Output Enable
R/W <sub>L</sub>	R/W <sub>R</sub>	Read/Write Enable
SEML	SEM <sub>R</sub>	Semaphore Enable. When asserted LOW, allows access to eight semaphores. The three least significant bits of the address lines will determine which semaphore to write or read. The $I/O_0$ pin is used when writing to a semaphore. Semaphores are requested by writing a 0 into the respective location.
INT <sub>L</sub>	INT <sub>R</sub>	Interrupt Flag. INT <sub>L</sub> is set wh <u>en</u> right port writes location FFE and is cleared when left port reads location FFE. INT <sub>R</sub> is set when left port writes location FFF and is cleared when right port reads location FFF.
BUSY <sub>L</sub>	BUSY <sub>R</sub>	Busy Flag
M/S		Master or Slave Select
V <sub>CC</sub>		Power
GND		Ground

Table 2. Selection Guide

Description	7C138-15 7C139-15	7C138-25 7C139-25	7C138-35 7C139-35	7C138-55 7C139-55	Unit	
Maximum Access Time (ns)		15	25	35	55	ns
Maximum Operating Current	Commercial	220	180	160	160	mA
Maximum Standby Current for I <sub>SB1</sub>	Commercial	60	40	30	30	mA

#### Notes

- 3. I/O<sub>8R</sub> on the CY7C139.
- 4. I/O<sub>8L</sub> on the CY7C139.



# **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested. [5]

Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied .......55°C to +125°C Supply Voltage to Ground Potential.....-0.5V to +7.0V DC Voltage Applied to Outputs

in High Z State ......—0.5V to +7.0V DC Input Voltage<sup>[6]</sup> .....-0.5V to +7.0V

Output Current into Outputs (LOW).......20 mA

Static Discharge Voltage	. >2001V
(per MIL-STD-883, Method 3015)	
Latch Up Current	>200 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>
Commercial	0°C to +70°C	5V ± 10%
Industrial	–40°C to +85°C	5V ± 10%

### Electrical Characteristics Over the Operating Range

Parameter	Description	Test Condition		38-15 39-15	7C138-25 7C139-25		Unit	
			Min	Max	Min	Max		
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC}$ = Min., $I_{OH}$ = -4.0 mA		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC}$ = Min., $I_{OL}$ = 4.0 mA			0.4		0.4	V
V <sub>IH</sub>				2.2		2.2		V
$V_{IL}$	Input LOW Voltage				0.8		0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_I \le V_{CC}$		-10	+10	-10	+10	μΑ
I <sub>OZ</sub>	Output Leakage Current	Output Disabled, GND ≤ V <sub>O</sub>	≤ V <sub>CC</sub>	-10	+10	-10	+10	μА
I <sub>CC</sub>	Operating Current	V <sub>CC</sub> = Max.,	Commercial		220		180	mA
		I <sub>OUT</sub> = 0 mA, Outputs Disabled	Industrial				190	
I <sub>SB1</sub>	Standby Current	$CE_L$ and $CE_R \ge V_{IH}$ , $f = f_{MAX}^{[7]}$	Commercial		60		40	mA
	(Both Ports TTL Levels)	$f = f_{MAX}^{I/J}$	Industrial				50	
I <sub>SB2</sub>	Standby Current	$\overline{CE}_L$ and $\overline{CE}_R \ge V_{IH}$ ,	Commercial		130		110	mA
	(One Port TTL Level)	$f = f_{MAX}^{[7]}$	Industrial				120	
I <sub>SB3</sub>	Standby Current	Both Ports	Commercial		15		15	mA
	(Both Ports CMOS Levels)	$\overline{\text{CE}}$ and $\overline{\text{CE}}_{\text{R}} \ge \text{V}_{\text{CC}} - 0.2\text{V}$ , $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2\text{V}$ or $\text{V}_{\text{IN}} \le 0.2\text{V}$ , $\text{f} = 0^{[7]}$	Industrial				30	
I <sub>SB4</sub>	Standby Current	One Port	Commercial		125		100	mA
	(One Port CMOS Level)	$\overline{\text{CE}}_{\text{L}}$ or $\overline{\text{CE}}_{\text{R}} \ge \text{V}_{\text{CC}} - 0.2\text{V}$ , $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2\text{V}$ or $\text{V}_{\text{IN}} \le 0.2\text{V}$ , Active Port Outputs, $\text{f} = \text{f}_{\text{MAX}}^{[7]}$	Industrial				115	

- 5. The Voltage on any input or I/O pin cannot exceed the power pin during power up.6. Pulse width < 20 ns.</li>
- 7. f<sub>MAX</sub> = 1/t<sub>RC</sub> = All inputs cycling at f = 1/t<sub>RC</sub> (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby I<sub>SB3</sub>



# **Electrical Characteristics** Over the Operating Range (continued)


Parameter	Description	otion Test Conditions				7C138-55 7C139-55		Unit
	·		Min	Max	Min	Max		
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 mA		2.4		2.4		V
$V_{OL}$	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 4.0 mA			0.4		0.4	V
$V_{IH}$				2.2		2.2		V
$V_{IL}$	Input LOW Voltage				8.0		8.0	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_1 \le V_{CC}$		-10	+10	-10	+10	μА
I <sub>OZ</sub>	Output Leakage Current	Output Disabled, GND ≤ V <sub>O</sub>	< V <sub>CC</sub>	-10	+10	-10	+10	μА
I <sub>CC</sub>	Operating Current	V <sub>CC</sub> = Max.,	Commercial		160		160	mA
	I <sub>OUT</sub> = 0 mA, Outputs Disabled		Industrial		180		180	
I <sub>SB1</sub>	Standby Current	$CE_L$ and $CE_R \ge V_{IH}$ ,	Commercial		30		30	mA
	(Both Ports TTL Levels)	$f = \bar{f}_{MAX}^{[7]}$	Industrial		40		40	
I <sub>SB2</sub>	Standby Current	$\overline{CE}_L$ and $\overline{CE}_R \ge V_{IH}$ , $f = f_{MAX}^{[7]}$	Commercial		100		100	mA
	(One Port TTL Level)	$f = f_{MAX}^{[I]}$	Industrial		110		110	
I <sub>SB3</sub>	Standby Current	Both Ports	Commercial		15		15	mA
	(Both Ports CMOS Levels)	CE and $CE_R \ge V_{CC} - 0.2V$ , $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$ , $f = 0^{[7]}$	Industrial		30		30	
I <sub>SB4</sub>	Standby Current	One Port	Commercial		90		90	mA
	(One Port CMOS Level)	$\overline{\text{CE}}_{\text{L}}$ or $\overline{\text{CE}}_{\text{R}} \ge \text{V}_{\text{CC}} - 0.2\text{V}$ , $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2\text{V}$ or $\text{V}_{\text{IN}} \le 0.2\text{V}$ , Active Port Outputs, $\text{f} = \text{f}_{\text{MAX}}^{[7]}$	Industrial		100		100	

# Capacitance<sup>[8]</sup>

Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>CC</sub> = 5.0V	15	pF



Figure 2. AC Test Loads and Waveforms



# Switching Characteristics Over the Operating Range<sup>[9]</sup>

Parameter	Description		38-15 39-15		38-25 39-25		38-35 39-35		38-55 39-55	Unit
		Min Max Min		Max	Min	Max	Min	Max		
READ CYCL	EAD CYCLE									
$t_{RC}$	Read Cycle Time	15		25		35		55		ns
t <sub>AA</sub>	Address to Data Valid		15		25		35		55	ns
t <sub>OHA</sub>	Output Hold From Address Change	3		3		3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		15		25		35		55	ns
t <sub>DOE</sub>	OE LOW to Data Valid		10		15		20		25	ns
t <sub>LZOE</sub> <sup>[10,11,12]</sup>	OE Low to Low Z	3		3		3		3		ns
t <sub>HZOE</sub> <sup>[10,11,12]</sup>	OE HIGH to High Z		10		15		20		25	ns
t <sub>LZCE</sub> <sup>[10,11,12]</sup>	CE LOW to Low Z	3		3		3		3		ns
t <sub>HZCE</sub> <sup>[10,11,12]</sup>	CE HIGH to High Z		10		15		20		25	ns
t <sub>PU</sub> <sup>[12]</sup>	CE LOW to Power Up	0		0		0		0		ns
t <sub>PD</sub> <sup>[12]</sup>	CE HIGH to Power Down		15		25		35		55	ns
WRITE CYCI	LE									
$t_{WC}$	Write Cycle Time	15		25		35		55		ns
t <sub>SCE</sub>	CE LOW to Write End	12		20		30		40		ns
t <sub>AW</sub>	Address Setup to Write End	12		20		30		40		ns
t <sub>HA</sub>	Address Hold From Write End	2		2		2		2		ns
t <sub>SA</sub>	Address Setup to Write Start	0		0		0		0		ns
t <sub>PWE</sub>	Write Pulse Width	12		20		25		30		ns
t <sub>SD</sub>	Data Setup to Write End	10		15		15		20		ns
t <sub>HD</sub>	Data Hold From Write End	0		0		0		0		ns

#### Note

<sup>8.</sup> Tested initially and after any design or process changes that may affect these parameters.




# $\textbf{Switching Characteristics} \ \, \text{Over the Operating Range}^{[9]} \, (\text{continued})$

Parameter	Description		38-15 39-15	7C138-25 7C139-25		7C138-35 7C139-35		7C138-55 7C139-55		Unit
	·	Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>HZWE</sub> [11,12]	$R/\overline{W}$ LOW to High Z		10		15		20		25	ns
t <sub>LZWE</sub> <sup>[11,12]</sup>	R/W HIGH to Low Z	3		3		3		3		ns
t <sub>WDD</sub> <sup>[13]</sup>	Write Pulse to Data Delay		30		50		60		70	ns
t <sub>DDD</sub> <sup>[13]</sup>	Write Data Valid to Read Data Valid		25		30		35		40	ns
BUSY TIMIN	<b>G</b> <sup>[14]</sup>									
t <sub>BLA</sub>	BUSY LOW from Address Match		15		20		20		45	ns
t <sub>BHA</sub>	BUSY HIGH from Address Mismatch		15		20		20		40	ns
t <sub>BLC</sub>	BUSY LOW from CE LOW		15		20		20		40	ns
t <sub>BHC</sub>	BUSY HIGH from CE HIGH		15		20		20		35	ns
t <sub>PS</sub>	Port Setup for Priority	5		5		5		5		ns
t <sub>WB</sub>	R/W LOW after BUSY LOW	0		0		0		0		ns
t <sub>WH</sub>	R/W HIGH after BUSY HIGH	13		20		30		40		ns
t <sub>BDD</sub> <sup>[15]</sup>	BUSY HIGH to Data Valid		Note 15		Note 15		Note 15		Note 15	ns
INTERRUPT	TIMING <sup>[14]</sup>									
t <sub>INS</sub>	INT Set Time		15		25		25		30	ns
t <sub>INR</sub>	INT Reset Time		15		25		25		30	ns
SEMAPHOR	E TIMING									
t <sub>SOP</sub>	SEM Flag Update Pulse (OE or SEM)	10		10		15		20		ns
t <sub>SWRD</sub>	SEM Flag Write to Read Time	5		5		5		5		ns
t <sub>SPS</sub>	SEM Flag Contention Window	5		5		5		5		ns

# **Switching Waveforms**

Figure 3. Read Cycle No. 1 (Either Port Address Access)[16, 17]



#### Notes

- 9. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OI</sub>/I<sub>OH</sub> and 30-pF load capacitance.
- 10. At any temperature and voltage condition for any device,  $t_{HZCE}$  is less than  $t_{LZCE}$  and  $t_{HZOE}$  is less than  $t_{LZCE}$
- 11. Test conditions used are Load 3.
- 12. This parameter is guaranteed but not tested.
- 13. For information on part-to-part delay through RAM cells from writing port to reading port, refer to Read Timing with Port-to-Port Delay waveform.
- 14. Test conditions used are Load 2.
- 15.  $t_{BDD}$  is a calculated parameter and is the greater of  $t_{WDD}$   $t_{PWE}$  (actual) or  $t_{DDD}$   $t_{SD}$  (actual).



Figure 4. Read Cycle No. 2 (Either Port CE/OE Access)[16, 18, 19]





Figure 5. Read Timing with Port-to-Port Delay  $(M/\overline{S} = L)^{[20, 21]}$ 



Document #: 38-06037 Rev. \*E

<sup>16.</sup> R/W is HIGH for read cycle.

17. Device is continuously selected  $\overline{\text{CE}}$  = LOW and  $\overline{\text{OE}}$  = LOW. This waveform cannot be used for semaphore reads.

18. Address valid prior to or coincident with  $\overline{\text{CE}}$  transition LOW.

19.  $\overline{\text{CE}}_L$  = L,  $\overline{\text{SEM}}$  = H when accessing RAM.  $\overline{\text{CE}}$  = H,  $\overline{\text{SEM}}$  = L when accessing semaphores.



Figure 6. Write Cycle No. 1: OE Three-States Data I/Os (Either Port)[22, 23, 24]





Figure 7. Write Cycle No. 2: R/W Three-States Data I/Os (Either Port)[22, 24, 25]



- 20.  $\overline{BUSY} = HIGH$  for the writing port.
- 21.  $\overline{CE}_L = \overline{CE}_R = LOW$ .
- 21. GE<sub>L</sub> = GE<sub>R</sub> = LOW.
  22. The internal write time of the memory is defined by the overlap of CE or SEM LOW and R/W LOW. Both signals must be LOW to initiate a write, and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
  23. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of t<sub>PWE</sub> or (t<sub>HZWE</sub> + t<sub>SD</sub>) to allow the I/O drivers to turn off and data to be placed on the bus for the required t<sub>SD</sub>. If OE is HIGH during a R/W controlled write cycle (as in this example), this requirement does not apply and the write pulse can be as short as the specified t<sub>PWE</sub>.
  24. R/W must be HIGH during all address transitions.



Figure 8. Semaphore Read After Write Timing, Either Side<sup>[26]</sup>





Figure 9. Timing Diagram of Semaphore Contention  $^{[27,\,28,\,29]}$ 



#### Notes

<sup>25.</sup> Data I/O pins enter high impedance when  $\overline{\text{OE}}$  is held LOW during write. 26.  $\overline{\text{CE}}$  = HIGH for the duration of the above timing (both write and read cycle).



Figure 10. Timing Diagram of Read with  $\overline{BUSY}$  (M/ $\overline{S}$  = HIGH)[21]





Figure 11. Write Timing with Busy Input (M/S=LOW)



- 27. I/O<sub>R</sub> = I/O<sub>0L</sub> = LOW (request semaphore);  $\overline{\text{CE}}_R = \overline{\text{CE}}_L$  = HIGH
  28. Semaphores are reset (available to both ports) at cycle start.
  29. If t<sub>SPS</sub> is violated, the semaphore will definitely be obtained by one side or the other, but there is no guarantee which side will control the semaphore.

Document #: 38-06037 Rev. \*E



Figure 12. Busy Timing Diagram No. 1 ( $\overline{\text{CE}}$  Arbitration)[30]






Figure 13. Busy Timing Diagram No. 2 (Address Arbitration)<sup>[30]</sup>

#### Left Address Valid First:



#### Right Address Valid First:




#### Note

30. If  $t_{PS}$  is violated, the busy signal will be asserted on one side or the other, but there is no guarantee on which side  $\overline{\text{BUSY}}$  will be asserted.

Document #: 38-06037 Rev. \*E



Figure 14. Interrupt Timing Diagrams



- 31.  $t_{HA}$  depends on which enable pin  $(\overline{CE}_L \text{ or } \overline{R/W}_L)$  is deasserted first. 32.  $t_{INS}$  or  $t_{INR}$  depends on which enable pin  $(\overline{CE}_L \text{ or } R/\overline{W}_L)$  is asserted last.

Document #: 38-06037 Rev. \*E



#### Architecture

The CY7C138/9 consists of an array of 4K words of 8/9 bits each of dual-port RAM cells, I/O and address lines, and control signals (CE, OE, R/W). These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes and reads to the same location, a BUSY pin is provided on each port. Two interrupt (INT) pins can be used for port-to-port communication. Two semaphore (SEM) control pins are used for allocating shared resources. With the M/S pin, the CY7C138/9 can function as a master (BUSY pins are outputs) or as a slave (BUSY pins are inputs). The CY7C138/9 has an automatic power down feature controlled by CE. Each port is provided with its own output enable control (OE), which enables data to be read from the device.

#### **Functional Description**

#### **Write Operation**

Data  $\underline{m}$ ust be set up for a duration of  $t_{SD}$  before the rising edge of R/W in order to  $\underline{guarantee}$  a valid write. A write operation is controlled  $\underline{b}$  y either the  $\overline{OE}$  pin (see Write Cycle No. 1 waveform) or the R/W pin (see Write Cycle No.  $\underline{2}$  waveform). Data can be written to the device  $t_{HZOE}$  after the  $\overline{OE}$  is deasserted or  $t_{HZWE}$  after the falling edge of R/W. Required inputs for non-contention operations are summarized in Table 3.

If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must be met before the data is read on the output; otherwise the data read is not deterministic. Data is valid on the port  $t_{DDD}$  after the data is presented on the other port.

#### **Read Operation**

When reading the device, the user must assert both the OE and CE pins. Data is available  $t_{ACE}$  after CE or  $t_{DOE}$  after OE is asserted. If the user of the CY7C138/9 wishes to access a semaphore flag, then the SEM pin must be asserted instead of the CE pin.

#### Interrupts

The interrupt flag (INT) permits communications between ports. When the left port writes to location FFF, the right port's interrupt flag (INT $_{\rm R}$ ) is set. This flag is cleared when the right port reads that same location. Setting the left port's interrupt flag (INT $_{\rm L}$ ) is accomplished when the right port writes to location FFE. This flag is cleared when the left port reads location FFE. The message at FFF or FFE is user-defined. See Table 4 for input requirements for INT. INT $_{\rm R}$  and INT $_{\rm L}$  are push-pull outputs and do not require pull-up resistors to operate. BUSY $_{\rm L}$  and BUSY $_{\rm R}$  in master mode are push-pull outputs and do not require pull-up resistors to operate.

#### Busy

The CY7C138/9 provides on-chip arbitration to alleviate simultaneous memory location access (contention). If both ports' CEs are asserted and an address match occurs within  $t_{PS}$  of each other the Busy logic determines which port has access. If  $t_{PS}$  is violated, one port definitely gains permission to the location, but it is not guaranteed which one. BUSY will be asserted  $t_{BLA}$  after an address match or  $t_{BLC}$  after CE is taken LOW.

#### Master/Slave

A M/S pin is provided to expand the word width by configuring the device as either a master or a slave. The BUSY output of the master is connected to the BUSY input of the slave. This enables the device to interface to a master device with no external components. Writing of slave devices must be delayed until after the BUSY input has settled. Otherwise, the slave chip may begin a write cycle during a contention situation. When presented as a HIGH input, the M/S pin allows the device to be used as a master and therefore the BUSY line is an output. BUSY can then be used to send the arbitration outcome to a slave.

#### **Semaphore Operation**

The CY7C138/9 provides eight semaphore latches, which are separate from the dual-port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, SEM or OE must be deasserted for t<sub>SOP</sub> before attempting to read the semaphore. The semaphore value is available  $t_{SWRD} + t_{DOE}$  after the rising edge of the semaphore write. If the left port was successful (reads a zero), it assumes control over the shared resource, otherwise (reads a one) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side succeeds in gaining control of the a semaphore. If the left side no longer requires the semaphore, a 1 is written to cancel its request.

Semaphores are accessed by asserting  $\overline{SEM}$  LOW. The  $\overline{SEM}$  pin functions as a chip enable for the semaphore latches ( $\overline{CE}$  must remain HIGH during  $\overline{SEM}$  LOW). A<sub>0-2</sub> represents the semaphore address.  $\overline{OE}$  and R/W are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only  $I/O_0$  is used. If a zero is written to the left port of an unused semaphore, a one will appear at the same semaphore address on the right port. That semaphore can now only be modified by the side showing zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore is set to 1 for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port immediately owns the semaphore after the left port releases it. Table 5 shows sample semaphore operations.

When reading a semaphore, all eight or nine data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within  $t_{\rm SPS}$  of each other, the semaphore is definitely obtained by one side or the other, but there is no guarantee which side controls the semaphore.

Initialization of the semaphore is not automatic and must be reset during initialization program at power up. All semaphores on both sides should have a 1 written into them at initialization from both sides to assure that they are free when needed.



Table 3. Non-Contending Read/Write

	Inpu	ıts		Outputs	Operation			
CE	R/W	OE	SEM	I/O <sub>0-7/8</sub>	Operation			
Н	Х	Х	Н	High Z	Power Down			
Н	Н	L	L	Data Out	Read Data in Semaphore			
Х	Х	Н	Х	High Z	I/O Lines Disabled			
Н	4	Х	L	Data In	Write to Semaphore			
L	Н	L	Н	Data Out	Read			
L	L	Х	Н	Data In	Write			
L	Х	Х	L		Illegal Condition			

Table 4. Interrupt Operation Example (assumes  $\overline{\text{BUSY}}_L = \overline{\text{BUSY}}_R = \text{HIGH}$ )

	Left Port				Right Port					
Function	R/W	CE	OE	A <sub>0-11</sub>	INT	R/W	CE	OE	A <sub>0-11</sub>	INT
Set Left INT	Х	Х	Х	Х	L	L	L	Х	FFE	Х
Reset Left INT	Х	L	L	FFE	Н	Х	Х	Х	Х	Х
Set Right INT	L	L	Х	FFF	Х	Х	Х	Х	Х	L
Reset Right INT	Х	Х	Х	Х	Х	Х	L	L	FFF	Н

Table 5. Semaphore Operation Example

Function	I/O <sub>0-7/8</sub> Left	I/O <sub>0-7/8</sub> Right	Status
No action	1	1	Semaphore free
Left port writes semaphore	0	1	Left port obtains semaphore
Right port writes 0 to semaphore	0	1	Right side is denied access
Left port writes 1 to semaphore	1	0	Right port is granted access to semaphore
Left port writes 0 to semaphore	1	0	No change. Left port is denied access
Right port writes 1 to semaphore	0	1	Left port obtains semaphore
Left port writes 1 to semaphore	1	1	No port accessing semaphore address
Right port writes 0 to semaphore	1	0	Right port obtains semaphore
Right port writes 1 to semaphore	1	1	No port accessing semaphore
Left port writes 0 to semaphore	0	1	Left port obtains semaphore
Left port writes 1 to semaphore	1	1	No port accessing semaphore



**OUTPUT SOURCE CURRENT** NORMALIZED SUPPLY CURRENT NORMALIZED SUPPLY CURRENT vs. AMBIENT TEMPERATURE vs. OUTPUT VOLTAGE vs. SUPPLY VOLTAGE OUTPUT SOURCE CURRENT (mA) 200 1.4 1.2  $I_{CC}$ NORMALIZED I<sub>CC</sub>, I<sub>SB</sub> 1.2 SB 1.0  $I_{CC}$ 160 NORMALIZED I,CC 1.0 8.0  $I_{SB3}$  $I_{SB3}$ 120 0.8 0.6  $V_{CC} = 5.0V$  $V_{CC} = 5.0V$  $V_{IN} = 5.0V$ 0.6  $T_A = 25^{\circ}C$ 80 0.4 0.4 40 0.2 0.2 0.0 <u></u> 0 3.0 1.0 2.0 4.5 5.0 5.5 6.0 AMBIENT TEMPERATURE (°C) **OUTPUT VOLTAGE (V)** SUPPLY VOLTAGE (V) NORMALIZED ACCESS TIME **OUTPUT SINK CURRENT** NORMALIZED ACCESS TIME vs. AMBIENT TEMPERATURE vs. SUPPLY VOLTAGE vs. OUTPUT VOLTAGE 1.6 OUTPUT SINK CURRENT (mA) 140 1.4 120 1.3 NORMALIZED t<sub>AA</sub> 1.4 NORMALIZED t<sub>AA</sub> 100 1.2 1.2 80 1.1 60 1.0 T<sub>A</sub> = 25°C  $V_{CC} = 5.0V$ 1.0 40  $V_{CC} = 5.0V$ 0.8 20 0.9 T<sub>A</sub> = 25°C 0.6 -55 25 0.0 2.0 3.0 4.0 5.0 5.0 5.5 6.0 4.0 4.5 AMBIENT TEMPERATURE (°C) **OUTPUT VOLTAGE (V)** SUPPLY VOLTAGE (V)  $V_{IN} = 5.0V$ TYPICAL ACCESS TIME CHANGE TYPICAL POWER-ON CURRENT vs. SUPPLY VOLTAGE vs. OUTPUT LOADING NORMALIZED I<sub>CC</sub> vs. CYCLE TIME 1.25 30.0 1.00  $V_{CC} = 5.0$ NORMALIZED I<sub>CC</sub> 1.0 1.7  $T_A = 25^{\circ}C$  $V_{IN} = 5.0V$ 25.0 NORMALIZED tpc (ns) 0.75 20.0 ¥ 15.0 0.50 . 님 10.0 0.25  $V_{CC} = 4.5V$ 5.0 T<sub>A</sub> = 25°C 0.50 0.0 10 5.0 200 400 800 1000 66 2.0 3.0 600 0 0

Figure 15. Typical DC and AC Characteristics

Document #: 38-06037 Rev. \*E

SUPPLY VOLTAGE (V)

CYCLE FREQUENCY (MHz)

CAPACITANCE (pF)




# **Ordering Information**

### 4K x8 Dual-Port SRAM

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
15	CY7C138-15JC	51-85005	68-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C138-15JXC	51-85005	68-Pin Plastic Leaded Chip Carrier (Pb-free)	
25	CY7C138-25JC	51-85005	68-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C138-25JXC	51-85005	68-Pin Plastic Leaded Chip Carrier (Pb-free)	
	CY7C138-25JI	51-85005	68-Pin Plastic Leaded Chip Carrier	Industrial
	CY7C138-25JXI	51-85005	68-Pin Plastic Leaded Chip Carrier (Pb-free)	
35	CY7C138-35JC	51-85005	68-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C138-35JI	51-85005	68-Pin Plastic Leaded Chip Carrier	Industrial
55	CY7C138-55JC	51-85005	68-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C138-55JI	51-85005	68-Pin Plastic Leaded Chip Carrier	Industrial

# **Package Diagram**

Figure 16. 68-Pin Plastic Leaded Chip Carrier (51-85005)





### **Document History Page**

Document Title: CY7C138, CY7C139 4K x 8/9 Dual-Port Static RAM with Sem, Int, Busy Document Number: 38-06037						
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change		
**	110180	SZV	09/29/01	Change from Spec number: 38-00536 to 38-06037		
*A	122287	RBI	12/27/02	Power up requirements added to Maximum Ratings Information		
*B	393403	YIM	See ECN	Added Pb-Free Logo Added Pb-Free parts to ordering information: CY7C138-15JXC, CY7C138-25JXC, CY7C139-25JXC		
*C	2623658	VKN/PYRS	12/17/08	Added CY7C138-25JXI part Removed CY7C139 from the Ordering information table		
*D	2672737	GNKK	03/12/2009	Corrected title in the Document History table		
*E	2714768	VKN/AESA	06/04/2009	Corrected defective Logic Block diagram, Pinouts and Package diagrams		

## Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

#### **Products**

PSoC psoc.cypress.com
Clocks & Buffers clocks.cypress.com
Wireless wireless.cypress.com
Memories memory.cypress.com
Image Sensors image.cypress.com

© Cypress Semiconductor Corporation, 2005-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-06037 Rev. \*E

Revised June 03, 2009

Page 17 of 17

All products and company names mentioned in this document may be the trademarks of their respective holders.