

# Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

## **Continuity of document content**

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

# **Continuity of ordering part numbers**

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



# 36-Mbit (1M × 36/2M × 18) Flow-Through SRAM (With ECC)

#### **Features**

- Supports 133-MHz bus operations
- 1M × 36/2M × 18 common I/O
- 3.3 V core power supply
- 2.5 V or 3.3 V I/O power supply
- Fast clock-to-output times
  □ 6.5 ns (133 MHz version)
- Provide high-performance 2-1-1-1 access rate
- User-selectable burst counter supporting Intel<sup>®</sup> Pentium<sup>®</sup> interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed write
- Asynchronous output enable
- CY7C1441KV33, CY7C1443KV33, and CY7C1441KVE33 are available in JEDEC-standard 100-pin TQFP and 165-ball FBGA Pb-free packages.
- IEEE 1149.1 JTAG-Compatible Boundary Scan
- "ZZ" Sleep Mode option
- On-chip error correction code (ECC) to reduce soft error rate (SER)

## **Functional Description**

The CY7C1441KV33/CY7C1443KV33/CY7C1441KVE33 are 3.3 V, 1M × 36/2M × 18/1M × 36 synchronous flow-through SRAMs, respectively designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133 MHz version). A 2-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock (CLK) input. The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable ( $\overline{\text{CE}}_1$ ), depth-expansion Chip Enables ( $\overline{\text{CE}}_2$  and  $\overline{\text{CE}}_3$ ), Burst Control inputs (ADSC, ADSP, and ADV), Write Enables ( $\overline{\text{BW}}_x$ , and  $\overline{\text{BWE}}$ ), and Global Write ( $\overline{\text{GW}}$ ). Asynchronous inputs include the Output Enable ( $\overline{\text{OE}}$ ) and the ZZ pin.

The CY7C1441KV33/CY7C1443KV33/CY7C1441KVE33 allow either interleaved or linear burst sequences, selected by the MODE input pin. A HIGH selects an interleaved burst sequence, while a LOW selects a linear burst sequence. Burst accesses can be initiated with the Processor Address Strobe (ADSP) or the cache Controller Address Strobe (ADSC) inputs. Address advancement is controlled by the Address Advancement (ADV) input.

Addresses and chip enables are registered at rising edge of clock when either Address Strobe Processor (ADSP) or Address Strobe Controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the Advance pin (ADV).

The CY7C1441KV33/CY7C1443KV33/CY7C1441KVE33 operate from a +3.3 V core power supply while all outputs may operate with either a +2.5 V or +3.3 V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.


#### **Selection Guide**

Description	133 MHz	Unit	
Maximum access time		6.5	ns
Maximum operating current	× 18	150	mA
	× 36	170	


Cypress Semiconductor Corporation
Document Number: 001-66677 Rev. \*J



## Logic Block Diagram - CY7C1441KV33




# Logic Block Diagram - CY7C1443KV33





# Logic Block Diagram - CY7C1441KVE33





## **Contents**


Pin Configurations	5
Pin Definitions	7
Functional Overview	8
Single Read Accesses	8
Single Write Accesses Initiated by ADSP	8
Single Write Accesses Initiated by ADSC	9
Burst Sequences	9
Sleep Mode	9
On-Chip ECC	9
Interleaved Burst Address Table	9
Linear Burst Address Table	
ZZ Mode Electrical Characteristics	9
Truth Table	10
Partial Truth Table for Read/Write	11
Partial Truth Table for Read/Write	
IEEE 1149.1 Serial Boundary Scan (JTAG)	12
Disabling the JTAG Feature	
Test Access Port (TAP)	12
PERFORMING A TAP RESET	
TAP REGISTERS	
TAP Instruction Set	
TAP Controller State Diagram	
TAP Controller Block Diagram	
TAP Timing	
TAP AC Switching Characteristics	
3.3 V TAP AC Test Conditions	
3.3 V TAP AC Output Load Equivalent	
2.5 V TAP AC Test Conditions	
2.5 V TAP AC Output Load Equivalent	15

TAP DC Electrical Characteristics	
and Operating Conditions	16
Identification Register Definitions	17
Scan Register Sizes	17
Identification Codes	17
Boundary Scan Order	18
Maximum Ratings	19
Operating Range	19
Neutron Soft Error Immunity	19
Electrical Characteristics	19
DC Characteristics	19
Capacitance	21
Thermal Resistance	21
AC Test Loads and Waveforms	
Switching Characteristics	22
Timing Diagrams	
Ordering Information	27
Ordering Code Definitions	27
Package Diagrams	
Acronyms	
Document Conventions	
Units of Measure	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	32
Products	
PSoC® Solutions	32
Cypress Developer Community	
Technical Support	32



## **Pin Configurations**

Figure 1. 100-pin TQFP Pinout





# Pin Configurations (continued)

Figure 2. 165-ball FBGA Pinout CY7C1441KV33 (1M × 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/288M	Α	$\overline{CE}_1$	$\overline{BW}_C$	$\overline{BW}_B$	$\overline{CE}_3$	BWE	ADSC	ADV	Α	NC
В	NC/144M	Α	CE <sub>2</sub>	$\overline{BW}_D$	$\overline{BW}_A$	CLK	GW	ŌE	ADSP	Α	NC/576M
С	DQP <sub>C</sub>	NC	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC/1G	DQPB
D	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_B$	DQ <sub>B</sub>
Е	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_B$	$DQ_B$
F	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_B$	DQ <sub>B</sub>
G	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_B$	$DQ_B$
Н	NC	NC	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	NC	ZZ
J	DQ <sub>D</sub>	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
K	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
L	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
M	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
N	DQP <sub>D</sub>	NC	$V_{DDQ}$	$V_{SS}$	NC	Α	NC	$V_{SS}$	$V_{DDQ}$	NC	$DQP_A$
Р	NC	NC/72M	Α	Α	TDI	A1	TDO	А	Α	Α	Α
R	MODE	Α	Α	Α	TMS	A0	TCK	Α	Α	Α	Α

Document Number: 001-66677 Rev. \*J Page 6 of 32



## **Pin Definitions**

Name	I/O	Description
A <sub>0</sub> , A <sub>1</sub> , A	Input-Synchronous	Address Inputs Used to Select One of the Address Locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and $\overline{CE}_1$ , $\overline{CE}_2$ , and $\overline{CE}_3$ are sampled active. A <sub>[1:0]</sub> feed the 2-bit counter.
$\overline{BW}_A$ , $\overline{BW}_B$ , $\overline{BW}_C$ , $\overline{BW}_D$	Input-Synchronous	Byte Write Select Inputs, Active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input-Synchronous	<b>Global Write Enable Input, Active LOW</b> . When asserted LOW on the rising edge of $\underline{\text{CLK}}$ , a global write is conducted (ALL bytes are written, regardless of the values on $\overline{\text{BW}}_{\text{X}}$ and $\overline{\text{BWE}}$ ).
CLK	Input-Clock	<b>Clock Input</b> . Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE₁	Input-Synchronous	Chip Enable 1 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $\overline{CE}_3$ to select/deselect the device. ADSP is ignored if $\overline{CE}_1$ is HIGH. $\overline{CE}_1$ is sampled only when a new external address is loaded.
CE <sub>2</sub>	Input-Synchronous	Chip Enable 2 Input, Active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $CE_1$ and $CE_3$ to select/deselect the device. $CE_2$ is sampled only when a new external address is loaded.
CE <sub>3</sub>	Input-Synchronous	Chip Enable 3 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ to select/deselect the device. $\overline{\text{CE}}_3$ is assumed active throughout this document for BGA. $\overline{\text{CE}}_3$ is sampled only when a new external address is loaded.
ŌĒ	Input-Asynchronous	Output Enable, Asynchronous Input, Active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input-Synchronous	Advance Input Signal, Sampled on the Rising Edge of CLK. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input-Synchronous	Address Strobe from Processor, Sampled on the Rising Edge of CLK, Active LOW. When asserted LOW, addresses presented to the device are <u>captured</u> in the address registers. A <sub>[1:0]</sub> are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when $\overline{CE}_1$ is deasserted HIGH.
ADSC	Input-Synchronous	Address Strobe from Controller, Sampled on the Rising Edge of CLK, Active LOW. When asserted LOW, addresses presented to the device are <u>captured in the</u> address registers. A <sub>[1:0]</sub> <u>are also</u> loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
BWE	Input-Synchronous	<b>Byte Write Enable Input, Active LOW</b> . Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
ZZ	Input-Asynchronous	<b>ZZ "sleep" Input, Active HIGH</b> . When asserted HIGH places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin must be LOW or left floating. ZZ pin has an internal pull down.
DQs	I/O-Synchronous	<b>Bidirectional Data I/O lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the read cycle. The direction of the pins is controlled by $\overline{OE}$ . When $\overline{OE}$ is asserted LOW, the pins behave as outputs. When HIGH, $DQ_s$ and $DQP_X$ are placed in a tristate condition. The outputs are automatically tristated during the data portion of a write sequence, during the first clock when emerging from $\underline{a}$ deselected state, and when the device is deselected, regardless of the state of $\overline{OE}$ .

Document Number: 001-66677 Rev. \*J



#### Pin Definitions (continued)

Name	I/O	Description
DQP <sub>X</sub>	I/O-Synchronous	<b>Bidirectional Data Parity I/O Lines.</b> Functionally, these signals are identical to DQ <sub>s</sub> . During write sequences, DQP <sub>x</sub> is controlled by $\overline{BW}_{[A:H]}$ correspondingly.
MODE	Input-Static	Selects Burst Order. When tied to GND selects linear burst sequence. When tied to $V_{DD}$ or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode Pin has an internal pull up.
$V_{DD}$	Power Supply	Power Supply Inputs to the Core of the Device.
$V_{DDQ}$	I/O Power Supply	Power Supply for the I/O Circuitry.
$V_{SS}$	Ground	Ground for the Core of the Device.
$V_{SSQ}$	I/O Ground	Ground for the I/O Circuitry.
TDO	JTAG serial output Synchronous	<b>Serial Data-Out to the JTAG Circuit</b> . Delivers data on the negative edge of TCK. If the JTAG feature is not being utilized, this pin should be left unconnected. This pin is not available on TQFP packages.
TDI	JTAG serial input Synchronous	<b>Serial Data-In to the JTAG Circuit</b> . Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be left floating or connected to V <sub>DD</sub> through a pull up resistor. This pin is not available on TQFP packages.
TMS	JTAG serial input Synchronous	<b>Serial Data-In to the JTAG Circuit</b> . Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be disconnected or connected to V <sub>DD</sub> . This pin is not available on TQFP packages.
TCK	JTAG-Clock	Clock Input to the JTAG Circuitry. If the JTAG feature is not being utilized, this pin must be connected to $V_{SS}$ . This pin is not available on TQFP packages.
NC	_	<b>No Connects</b> . Not internally connected to the die. 72M, 144M and 288M are address expansion pins are not internally connected to the die.
NC/72M, NC/144M, NC/288M, NC/576M, NC/1G	_	<b>No Connects</b> . Not internally connected to the die. NC/72M, NC/144M, NC/288M, NC/576M and NC/1G are address expansion pins are not internally connected to the die.

## **Functional Overview**

All synchronous inputs pass through input registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ( $t_{CDV}$ ) is 6.5 ns (133-MHz device).

The CY7C1441KV33/CY7C1443KV33/CY7C1441KVE33 support secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium processors. The burst order is user-selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the Processor Address Strobe (ADSP) or the Controller Address Strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the Byte Write Enable (BWE) and Byte Write Select (BW<sub>x</sub>) inputs. A Global Write Enable (GW) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Selects  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  and an asynchronous Output Enable  $(\overline{OE})$  provide for easy bank selection and output tristate control. ADSP is ignored if  $\overline{CE}_1$  is HIGH.

## Single Read Accesses

A single read access is initiated when the following conditions are satisfied at clock rise: (1)  $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{CE}_3$  are all asserted active, and (2)  $\overline{ADSP}$  or  $\overline{ADSC}$  is asserted LOW (if the access is initiated by  $\overline{ADSC}$ , the write inputs must be deasserted during this first cycle). The address presented to the address inputs is latched into the address register and the burst counter/control logic and presented to the memory core. If the  $\overline{OE}$  input is asserted LOW, the requested data is available at the data outputs a maximum to  $t_{CDV}$  after clock rise.  $\overline{ADSP}$  is ignored if  $\overline{CE}_1$  is HIGH.

## Single Write Accesses Initiated by ADSP

This access is initiated when the following conditions are satisfied at clock rise: (1)  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ ,  $\overline{\text{CE}}_3$  are all asserted active, and (2) ADSP is asserted LOW. The addresses presented are loaded into the address register and the burst inputs (GW, BWE, and  $\overline{\text{BW}}_X$ ) are ignored during this first clock cycle. If the write inputs are asserted active (see Write Cycle Descriptions table for appropriate states that indicate a write) on the next clock rise, the appropriate data is latched and written into the device. Byte writes are allowed. All I/Os are tristated during a byte write. Since this is a common I/O device, the asynchronous  $\overline{\text{OE}}$  input signal must be deasserted and the I/Os must be tristated prior to the presentation of data to DQs. As a safety precaution, the data

Document Number: 001-66677 Rev. \*J Page 8 of 32



lines are tristated once a write cycle is detected, regardless of the state of  $\overline{\text{OE}}$ .

## Single Write Accesses Initiated by ADSC

This write access is initiated when the following conditions are satisfied at <u>clock</u> rise: (1)  $\overline{CE_1}$ ,  $\overline{CE_2}$ , and  $\overline{CE_3}$  are all asserted active, (2)  $\overline{ADSC}$  is asserted LOW, (3)  $\overline{ADSP}$  is deasserted HIGH, and (4) the write input signals ( $\overline{GW}$ ,  $\overline{BWE}$ , and  $\overline{BW_X}$ ) indicate a write access.  $\overline{ADSC}$  is ignored if  $\overline{ADSP}$  is active LOW.

The addresses presented are loaded into the address register and the burst counter/control logic and delivered to the memory core. The information presented to  $DQ_S$  is written into the specified address location. Byte writes are allowed. All I/Os are tristated when a write is detected, even a byte write. Since this is a common I/O device, the asynchronous  $\overline{OE}$  input signal must be deasserted and the I/Os must be tristated prior to the presentation of data to  $\overline{DQ}_S$ . As a safety precaution, the data lines are tristated once a write cycle is detected, regardless of the state of  $\overline{OE}$ .

#### **Burst Sequences**

The CY7C1441KV33/CY7C1443KV33/CY7C1441KVE33 provide an on-chip two-bit wraparound burst counter inside the SRAM. The burst counter is fed by A<sub>[1:0]</sub>, and can follow either a linear or interleaved burst order. The burst order is determined by the state of the MODE input. A LOW on MODE selects a linear burst sequence. A HIGH on MODE selects an interleaved burst order. Leaving MODE unconnected causes the device to default to a interleaved burst sequence.

#### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode.  $\overline{CE}_1$ ,  $\overline{CE}_2$ ,  $\overline{CE}_3$ ,  $\overline{ADSP}$ , and  $\overline{ADSC}$  must remain inactive for the duration of  $t_{ZZREC}$  after the ZZ input returns LOW.

#### **On-Chip ECC**

CY7C1441KVE33 SRAMs include an on-chip ECC algorithm that detects and corrects all single-bit memory errors, including Soft Error Upset (SEU) events induced by cosmic rays, alpha particles etc. The resulting Soft Error Rate (SER) of these devices is anticipated to be <0.01 FITs/Mb a 4-order-of-magnitude improvement over comparable SRAMs with no On-Chip ECC, which typically have an SER of 200 FITs/Mb or more. To protect the internal data, ECC parity bits (invisible to the user) are used.

The ECC algorithm does not correct multi-bit errors. However, Cypress SRAMs are designed in such a way that a single SER event has a very low probability of causing a multi-bit error across any data word. The extreme rarity of multi-bit errors results in a SER of <0.01 FITs/Mb.

#### Interleaved Burst Address Table

(MODE = Floating or  $V_{DD}$ )

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0		
00	01	10	11		
01	00	11	10		
10	11	00	01		
11	10	01	00		

#### **Linear Burst Address Table**

(MODE = GND)

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0		
00	01	10	11		
01	10	11	00		
10	11	00	01		
11	00	01	10		

#### **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min	Max	Unit
$I_{DDZZ}$	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 \text{ V}$	-	75	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ ≤ 0.2 V	2t <sub>CYC</sub>	_	ns
t <sub>ZZI</sub>	ZZ active to sleep current	This parameter is sampled	_	2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ Inactive to exit sleep current	This parameter is sampled	0	_	ns

Document Number: 001-66677 Rev. \*J Page 9 of 32



## **Truth Table**

The truth table for CY7C1441KV33/CY7C1443KV33/CY7C1441KVE33 is as follows. [1, 2, 3, 4, 5]

Cycle Description	Address Used	CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Deselected Cycle, Power down	None	Н	Х	Х	L	Х	L	Х	Х	Х	L–H	Tristate
Deselected Cycle, Power down	None	L	L	Х	L	L	Х	Х	Х	Х	L–H	Tristate
Deselected Cycle, Power down	None	L	Х	Н	L	L	Х	Х	Х	Х	L–H	Tristate
Deselected Cycle, Power down	None	L	L	Х	L	Н	L	Χ	Х	Х	L–H	Tristate
Deselected Cycle, Power down	None	Х	Х	Н	L	Н	L	Х	Х	Х	L–H	Tristate
Sleep Mode, Power down	None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	Tristate
Read Cycle, Begin Burst	External	L	Н	L	L	L	Х	Χ	Х	L	L–H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	Н	L–H	Tristate
Write Cycle, Begin Burst	External	L	Н	L	L	Н	L	Χ	L	Х	L–H	D
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Χ	Н	L	L–H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	Н	L–H	Tristate
Read Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L–H	Q
Read Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	Н	L–H	Tristate
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L–H	Q
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L–H	Tristate
Write Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	L	Х	L–H	D
Write Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	L	Х	L–H	D
Read Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L–H	Q
Read Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L–H	Tristate
Read Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L–H	Q
Read Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L–H	Tristate
Write Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	L	Х	L–H	D
Write Cycle, Suspend Burst	Current	Н	Х	Χ	L	Х	Н	Н	L	Х	L–H	D

#### Notes

Notes
 X = "Don't Care." H = Logic HIGH, L = Logic LOW.
 WRITE = L when any one or more Byte Write enable signals and BWE = L or GW = L. WRITE = H when all Byte write enable signals, BWE, GW = H.
 The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
 The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BWy. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to tristate. OE is a don't care for the remainder of the write cycle.

<sup>5.</sup> OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tristate when OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).



## **Partial Truth Table for Read/Write**

The partial truth table for read/write for CY7C1441KV33/CY7C1441KVE33 is as follows. [6, 7, 8]

Function (CY7C1441KV33/CY7C1441KVE33)	GW	BWE	$\overline{\text{BW}}_{\text{D}}$	BW <sub>C</sub>	BW <sub>B</sub>	BW <sub>A</sub>
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write Byte A (DQ <sub>A</sub> , DQP <sub>A</sub> )	Н	L	Н	Н	Н	L
Write Byte B (DQ <sub>B</sub> , DQP <sub>B</sub> )	Н	L	Н	Н	L	Н
Write Bytes A, B (DQ <sub>A</sub> , DQ <sub>B</sub> , DQP <sub>A</sub> , DQP <sub>B</sub> )	Н	L	Н	Н	L	L
Write Byte C (DQ <sub>C</sub> , DQP <sub>C</sub> )	Н	L	Н	L	Н	Н
Write Bytes C, A (DQ <sub>C</sub> , DQ <sub>A,</sub> DQP <sub>C</sub> , DQP <sub>A</sub> )	Н	L	Н	L	Н	L
Write Bytes C, B (DQ <sub>C</sub> , DQ <sub>B,</sub> DQP <sub>C</sub> , DQP <sub>B</sub> )	Н	L	Н	L	L	Н
Write Bytes C, B, A ( $DQ_C$ , $DQ_B$ , $DQ_{A_1}$ , $DQP_C$ , $DQP_B$ , $DQP_A$ )	Н	L	Н	L	L	L
Write Byte D (DQ <sub>D</sub> , DQP <sub>D</sub> )	Н	L	L	Н	Н	Н
Write Bytes D, A (DQ <sub>D</sub> , DQ <sub>A,</sub> DQP <sub>D</sub> , DQP <sub>A</sub> )	Н	L	L	Н	Н	L
Write Bytes D, B (DQ <sub>D</sub> , DQ <sub>A,</sub> DQP <sub>D</sub> , DQP <sub>A</sub> )	Η	L	L	Н	L	Н
Write Bytes D, B, A ( $DQ_D$ , $DQ_B$ , $DQ_{A}$ , $DQP_D$ , $DQP_B$ , $DQP_A$ )	Η	L	L	Н	L	L
Write Bytes D, B (DQ <sub>D</sub> , DQ <sub>B</sub> , DQP <sub>D</sub> , DQP <sub>B</sub> )	Н	L	L	L	Н	Н
Write Bytes D, B, A ( $DQ_D$ , $DQ_C$ , $DQ_{A_1}$ , $DQP_D$ , $DQP_C$ , $DQP_A$ )	Н	L	L	L	Н	L
Write Bytes D, C, A ( $DQ_D$ , $DQ_B$ , $DQ_{A_1}$ , $DQP_D$ , $DQP_B$ , $DQP_A$ )	Н	L	L	L	L	Н
Write All Bytes	Н	L	L	L	L	L
Write All Bytes	L	Х	Х	Х	Х	Х

## Partial Truth Table for Read/Write

The partial truth table for read/write for CY7C1443KV33 is as follows. [6, 7, 8]

Function (CY7C1443KV33)	GW	BWE	BW <sub>B</sub>	BW <sub>A</sub>
Read	Н	Н	X	X
Read	Н	L	Н	Н
Write Byte A – (DQ <sub>A</sub> and DQP <sub>A</sub> )	Н	L	Н	L
Write Byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	Н	L	L	Н
Write All Bytes	Н	L	L	L
Write All Bytes	L	X	X	X

A = "Don't Care." H = Logic HIGH, L = Logic LOW.
 Table only lists a partial listing of the byte write combinations. Any Combination of BW<sub>X</sub> is valid Appropriate write is done based on which byte write is active.
 BWx represents any byte write signal BW<sub>[A..H]</sub>. To enable any byte write BW<sub>x</sub>, a Logic LOW signal should be applied at clock rise. Any number of bye writes can be enabled at the same time for any given write.



## IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1441KV33 incorporates a serial boundary scan test access port (TAP). This part is fully compliant with 1149.1. The TAP operates using JEDEC-standard 3.3 V or 2.5 V I/O logic levels.

The CY7C1441KV33 contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

#### Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW  $(V_{SS})$  to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to VDD through a pull up resistor. TDO should be left unconnected. Upon power up, the device comes up in a reset state which does not interfere with the operation of the device.

#### **Test Access Port (TAP)**

#### Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test MODE SELECT (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

#### Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register (see TAP Controller Block Diagram on page 14).

#### Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register (see TAP Controller State Diagram on page 14).

#### Performing a TAP Reset

A RESET is performed by forcing TMS HIGH (VDD) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power up, the TAP is reset internally to ensure that TDO comes up in a High Z state.

## **TAP Registers**

Registers are connected between the TDI and TDO balls and scan data into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

#### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the TAP Controller Block Diagram on page 14. Upon power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board-level serial test data path.

#### Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This shifts data through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order on page 18 show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions on page 17.



#### **TAP Instruction Set**

#### Overview

Eight different instructions are possible with the three bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in this section in detail.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller must be moved into the Update-IR state.

#### **IDCODE**

The IDCODE instruction loads a vendor-specific, 32-bit code into the instruction register. It also places the instruction register between the TDI and TDO balls and shifts the IDCODE out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power up or whenever the TAP controller is given a test logic reset state.

#### SAMPLE Z

The SAMPLE Z instruction connects the boundary scan register between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a High Z state until the next command is given during the "Update IR" state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock

during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the clock captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD places an initial data pattern at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required – that is, while data captured is shifted out, the preloaded data can be shifted in.

#### **BYPASS**

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### **EXTEST**

The EXTEST instruction drives the preloaded data out through the system output pins. This instruction also connects the boundary scan register for serial access between the TDI and TDO in the shift-DR controller state.

#### EXTEST OUTPUT BUS TRISTATE

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tristate mode.

The boundary scan register has a special bit located at bit #89 (for 165-FBGA package). When this scan cell, called the "extest output bus tristate", is latched into the preload register during the "Update-DR" state in the TAP controller, it directly controls the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it enables the output buffers to drive the output bus. When LOW, this bit places the output bus into a High-Z condition.


This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the "Shift-DR" state. During "Update-DR", the value loaded into that shift-register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the output Q-bus pins. Note that this bit is pre-set HIGH to enable the output when the device is powered-up, and also when the TAP controller is in the "Test-Logic-Reset" state.

#### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.




## **TAP Controller State Diagram**




The 0/1 next to each state represents the value of TMS at the rising edge of TCK.

## **TAP Controller Block Diagram**



## **TAP Timing**





## **TAP AC Switching Characteristics**

Over the Operating Range

Parameter [9, 10]	Description	Min	Max	Unit
Clock				
t <sub>TCYC</sub>	TCK Clock Cycle Time	50	_	ns
t <sub>TF</sub>	TCK Clock Frequency	_	20	MHz
t <sub>TH</sub>	TCK Clock HIGH time	20	_	ns
t <sub>TL</sub>	TCK Clock LOW time	20	_	ns
Output Times				
t <sub>TDOV</sub>	TCK Clock LOW to TDO Valid	_	10	ns
t <sub>TDOX</sub>	TCK Clock LOW to TDO Invalid	0	_	ns
Setup Times				
t <sub>TMSS</sub>	TMS Setup to TCK Clock Rise	5	_	ns
t <sub>TDIS</sub>	TDI Setup to TCK Clock Rise	5	_	ns
t <sub>CS</sub>	Capture Setup to TCK Rise		_	ns
Hold Times				
t <sub>TMSH</sub>	TMS Hold after TCK Clock Rise	5	_	ns
t <sub>TDIH</sub>	TDI Hold after Clock Rise	5	_	ns
t <sub>CH</sub>	Capture Hold after Clock Rise	5	_	ns


## 3.3 V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 3.3 V
Input rise and fall times (Slew Rate)	2 V/ns
Input timing reference levels	1.5 V
Output reference levels	1.5 V
Test load termination supply voltage	1.5 V


## 2.5 V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 2.5 V
Input rise and fall times (Slew Rate)	2 V/ns
Input timing reference levels	1.25 V
Output reference levels	1.25 V
Test load termination supply voltage	1.25 V

## 3.3 V TAP AC Output Load Equivalent



# 2.5 V TAP AC Output Load Equivalent



t<sub>CS</sub> and t<sub>CH</sub> refer to the set-up and hold time requirements of latching data from the boundary scan register.
 Test conditions are specified using the load in TAP AC test Conditions. t<sub>R</sub>/t<sub>F</sub> = 2 V/ns (Slew Rate).



# **TAP DC Electrical Characteristics and Operating Conditions**

(0 °C < T<sub>A</sub> < +70 °C;  $V_{DD}$  = 3.135 V to 3.6 V unless otherwise noted)

Parameter [11]	Description	Description	Conditions	Min	Max	Unit
V <sub>OH1</sub>	Output HIGH Voltage	I <sub>OH</sub> = -4.0 mA	V <sub>DDQ</sub> = 3.3 V	2.4	-	V
		$I_{OH} = -1.0 \text{ mA}$	V <sub>DDQ</sub> = 2.5 V	2.0	-	V
V <sub>OH2</sub>	Output HIGH Voltage	I <sub>OH</sub> = -100 μA	V <sub>DDQ</sub> = 3.3 V	2.9	-	V
			V <sub>DDQ</sub> = 2.5 V	2.1	-	V
V <sub>OL1</sub>	Output LOW Voltage	I <sub>OL</sub> = 8.0 mA	V <sub>DDQ</sub> = 3.3 V	_	0.4	V
		I <sub>OL</sub> = 1.0 mA	V <sub>DDQ</sub> = 2.5 V	_	0.4	V
$V_{OL2}$	Output LOW Voltage	I <sub>OL</sub> = 100 μA	V <sub>DDQ</sub> = 3.3 V	_	0.2	V
			V <sub>DDQ</sub> = 2.5 V	_	0.2	V
V <sub>IH</sub>	Input HIGH Voltage		V <sub>DDQ</sub> = 3.3 V	2.0	V <sub>DD</sub> + 0.3	V
			V <sub>DDQ</sub> = 2.5 V	1.7	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage		V <sub>DDQ</sub> = 3.3 V	-0.3	0.8	V
			V <sub>DDQ</sub> = 2.5 V	-0.3	0.7	V
I <sub>X</sub>	Input Load Current	$GND \le V_{IN} \le V_{DDQ}$		-5	5	μΑ

Note

<sup>11.</sup> All voltages referenced to  $V_{SS}$  (GND).



# **Identification Register Definitions**

Instruction Field	CY7C1441KV33 (1M × 36)	Description
Revision Number (31:29)	000	Describes the version number.
Device Depth (28:24)	01011	Reserved for Internal Use
Architecture/Memory Type(23:18) <sup>[12]</sup>	000001	Defines memory type and architecture
Bus Width/Density(17:12)	100111	Defines width and density
Cypress JEDEC ID Code (11:1)	00000110100	Allows unique identification of SRAM vendor.
ID Register Presence Indicator (0)	1	Indicates the presence of an ID register.

# **Scan Register Sizes**

Register Name	Bit Size (× 36)
Instruction Bypass	3
Bypass	1
ID	32
Boundary Scan Order (165-ball FBGA package)	89

## **Identification Codes**

Instruction	Code	Description
EXTEST	000	Captures I/O ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.

Note
12. Bit #24 is "1" in the ID Register Definitions for both 2.5 V and 3.3 V versions of this device.



# **Boundary Scan Order**

165-ball FBGA [13, 14]

## CY7C1441KV33 (1M × 36)

Bit #	Ball ID
1	N6
2	N7
3	N10
4	P11
5	P8
6	R8
7	R9
8	P9
9	P10
10	R10
11	R11
12	H11
13	N11
14	M11
15	L11
16	K11
17	J11
18	M10
19	L10
20	K10
21	J10
22	H9
23	H10
24	G11
25	F11

Bit #	Ball ID		
26	E11		
27	D11		
28	G10		
29	F10		
30	E10		
31	D10		
32	C11		
33	A11		
34	B11		
35	A10		
36	B10		
37	A9		
38	B9		
39	C10		
40	A8		
41	B8		
42	A7		
43	B7		
44	B6		
45	A6		
46	B5		
47	A5		
48	A4		
49	B4		
50	В3		

Bit #	Ball ID
51	A3
52	A2
53	B2
54	C2
55	B1
56	A1
57	C1
58	D1
59	E1
60	F1
61	G1
62	D2
63	E2
64	F2
65	G2
66	H1
67	H3
68	J1
69	K1
70	L1
71	M1
72	J2
73	K2
74	L2
75	M2

Bit #	Ball ID
76	N1
77	N2
78	P1
79	R1
80	R2
81	P3
82	R3
83	P2
84	R4
85	P4
86	N5
87	P6
88	R6
89	Internal

Notes
13. Balls which are NC (No Connect) are preset LOW.
14. Bit# 89 is preset HIGH.



## **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Storage Temperature ...... -65 °C to +150 °C Ambient Temperature with Power Applied ...... -55 °C to +125 °C Supply Voltage on  $V_{DD}$  Relative to GND .....–0.3 V to +4.6 V Supply Voltage on  $V_{DDQ}$  Relative to GND .... -0.3 V to  $+V_{DD}$ DC Voltage Applied to Outputs in Tristate ......-0.5 V to V<sub>DDQ</sub> + 0.5 V DC Input Voltage ......-0.5 V to V<sub>DD</sub> + 0.5 V Current into Outputs (LOW) ......20 mA Static Discharge Voltage (per MIL-STD-883, Method 3015) ..... > 2001 V Latch-up Current ...... > 200 mA DC Input Voltage .....-0.5 V to V<sub>DD</sub> + 0.5 V Current into Outputs (LOW) ......20 mA Static Discharge Voltage

(per MIL-STD-883, Method 3015) ...... > 2001 V Latch-up Current ...... > 200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	$V_{\mathrm{DDQ}}$
Commercial	0 °C to +70 °C	3.3 V – 5% /	
Industrial	–40 °C to +85 °C	+ 10%	$V_{DD}$

## **Neutron Soft Error Immunity**

Parameter	Description	Test Conditions	Тур	Max*	Unit
LSBU (Device without ECC)	Logical Single-Bit Upsets	25 °C	<5	5	FIT/ Mb
LSBU (Device with ECC)			0	0.01	FIT/ Mb
LMBU (All Devices)	Logical Multi-Bit Upsets	25 °C	0	0.01	FIT/ Mb
SEL (All Devices)	Single Event Latch up	85 °C	0	0.1	FIT/ Dev

<sup>\*</sup> No LMBU or SEL events occurred during testing; this column represents a statistical  $\chi^2$ , 95% confidence limit calculation. For more details refer to Application Note AN54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates".

#### **Electrical Characteristics**

Over the Operating Range

#### **DC Characteristics**

Over the Operating Range

Parameter	Description	Test Conditions	Min	Max	Units
$V_{DD}$	Power supply voltage	-	3.135	3.6	V
$V_{DDQ}$	I/O supply voltage	for 3.3 V I/O	3.135	$V_{DD}$	V
		for 2.5 V I/O	2.375	2.625	V
V <sub>OH</sub>	Output HIGH voltage	for 3.3 V I/O, I <sub>OH</sub> = -4.0 mA	2.4	-	V
		for 2.5 V I/O, I <sub>OH</sub> = -1.0 mA	2.0	-	V
V <sub>OL</sub>	Output LOW voltage	for 3.3 V I/O, I <sub>OL</sub> = 8.0 mA	_	0.4	V
		for 2.5 V I/O, I <sub>OL</sub> = 1.0 mA	_	0.4	V
V <sub>IH</sub>	Input HIGH voltage <sup>[15]</sup>	for 3.3 V I/O	2.0	V <sub>DD</sub> + 0.3 V	V
		for 2.5 V I/O	1.7	V <sub>DD</sub> + 0.3 V	V
V <sub>IL</sub>	Input LOW voltage <sup>[15]</sup>	for 3.3 V I/O	-0.3	0.8	V
		for 2.5 V I/O	-0.3	0.7	V

#### Notes

<sup>15.</sup> Overshoot:  $V_{IL}(AC) < V_{DD}$  +1.5V (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL}(AC) > -2V$  (Pulse width less than  $t_{CYC}/2$ ).

<sup>16.</sup> T<sub>Power-up</sub>: Assumes a linear ramp from 0V to V<sub>DD</sub>(min.) within 200 ms. During this time V<sub>IH</sub> < V<sub>DD</sub> and V<sub>DDQ</sub> ≤ V<sub>DD</sub>.



## **Electrical Characteristics** (continued)

Over the Operating Range

## **DC Characteristics** (continued)

Over the Operating Range

Parameter	Description	Test Cond	litions		Min	Max	Units
$I_X \hspace{1cm} \begin{array}{c} \text{Input leakage current except ZZ} \\ \text{and MODE} \end{array} \hspace{-0.5cm} \begin{array}{c} \text{GND} \leq V_I \leq V_{DDQ} \end{array}$				<b>-</b> 5	5	μА	
	Input current of MODE	Input = V <sub>SS</sub>			-30	_	μА
		Input = V <sub>DD</sub>			-	5	μА
	Input current of ZZ	Input = V <sub>SS</sub>			<b>-</b> 5	_	μА
		Input = V <sub>DD</sub>			-	30	μА
I <sub>OZ</sub>	Output leakage current	$GND \le V_I \le V_{DDQ}$ , Output	Disabled		<b>-</b> 5	5	
I <sub>DD</sub>		× 18	-	150	mA		
		$f = f_{MAX} = 1/t_{CYC}$	133 MHz	× 36	-	170	
I <sub>SB1</sub>	Automatic CE power down current – TTL inputs $ \begin{array}{c} \text{Max. V}_{\text{DD}}, \text{Device} \\ \text{Deselected}, \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ or V}_{\text{IN}} \leq \text{V}_{\text{IL}}, \\ \text{f} = \text{f}_{\text{MAX}}, \\ \text{inputs switching} \end{array} \right. $	× 18	-	85	mA		
		× 36	-	90			
I <sub>SB2</sub>	Automatic CE power down	Max. V <sub>DD</sub> ,	7.5-ns cycle,	× 18	-	75	mA
	current – CMOS inputs	Device Deselected, $V_{IN} \ge V_{DD} - 0.3 \text{ V or}$ $V_{IN} \le 0.3 \text{ V,}$ f = 0, inputs static	133 MHz	× 36	_	80	
I <sub>SB3</sub>	Automatic CE power down	Max. V <sub>DD</sub> ,	7.5-ns cycle,	× 18	-	85	mA
	current – CMOS inputs	Device Deselected, $V_{IN} \ge V_{DDO} - 0.3 \text{ V or } V_{IN} \le 0.3 \text{ V,} f = f_{MAX}$ , inputs switching	133 MHz	× 36	-	90	
I <sub>SB4</sub>		× 18	-	75	mA		
	current – TTL inputs	Deselected, $V_{IN} \ge V_{DD} - 0.3 \text{ V or}$ $V_{IN} \le 0.3 \text{ V,}$ $f = 0$ , inputs static	133 MHz	× 36	_	80	



## Capacitance

Parameter [17]	Description	Test Conditions	100-pin TQFP Max.	165-ball FBGA Max.	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	5	5	pF
C <sub>CLK</sub>	Clock input capacitance	$V_{DD} = 3.3V, V_{DDQ} = 2.5 V$	5	5	pF
C <sub>IO</sub>	Input/output capacitance		5	5	pF


## **Thermal Resistance**

Parameter [17]	Description	Test Conditions		100-pin TQFP Package	165-ball FBGA Package	Unit
$\Theta_{JA}$	Thermal resistance	Test conditions follow	With Still Air (0 m/s)	35.36	14.24	°C/W
	(junction to ambient)	standard test methods and procedures for measuring	With Air Flow (1 m/s)	31.30	12.47	°C/W
		thermal impedance, per	With Air Flow (3 m/s)	28.86	11.40	°C/W
Θ <sub>JC</sub>	Thermal resistance (junction to case)	EIA/JESD51.	-	7.52	3.92	°C/W
$\Theta_{JB}$	Thermal resistance (junction to board)			28.89	7.19	°C/W


## **AC Test Loads and Waveforms**

Figure 3. AC Test Loads and Waveforms

#### 3.3V I/O Test Load



## 2.5V I/O Test Load



#### Note

<sup>17.</sup> Tested initially and after any design or process change that may affect these parameters.



## **Switching Characteristics**

Over the Operating Range


Parameter [18, 19]	D	-1	33	
Parameter [10, 10]	Description	Min	Max	Unit
t <sub>POWER</sub>	V <sub>DD</sub> (Typical) to the first Access <sup>[20]</sup>	1	_	ms
Clock		<u>.</u>		
t <sub>CYC</sub>	Clock cycle time	7.5	_	ns
t <sub>CH</sub>	Clock HIGH	2.5	_	ns
t <sub>CL</sub>	Clock LOW	2.5	_	ns
Output Times		<u>.</u>		
t <sub>CDV</sub>	Data Output Valid after CLK Rise	_	6.5	ns
t <sub>DOH</sub>	Data Output Hold after CLK Rise	2.5	_	ns
t <sub>CLZ</sub>	Clock to Low Z <sup>[21, 22, 23]</sup>	2.5	_	ns
t <sub>CHZ</sub>	Clock to High Z <sup>[21, 22, 23]</sup>	-	3.8	ns
t <sub>OEV</sub>	OE LOW to Output Valid	-	3.0	ns
t <sub>OELZ</sub>	OE LOW to Output Low Z <sup>[21, 22, 23]</sup>	0	_	ns
t <sub>OEHZ</sub>	OE HIGH to Output High Z <sup>[21, 22, 23]</sup>	-	3.0	ns
Setup Times		<u>.</u>		
t <sub>AS</sub>	Address setup before CLK Rise	1.5	_	ns
t <sub>ADS</sub>	ADSP, ADSC setup before CLK Rise	1.5	_	ns
t <sub>ADVS</sub>	ADV setup before CLK Rise	1.5	_	ns
t <sub>WES</sub>	GW, BWE, BW <sub>X</sub> setup before CLK Rise	1.5	_	ns
t <sub>DS</sub>	Data input setup before CLK Rise	1.5	_	ns
t <sub>CES</sub>	Chip Enable setup	1.5	_	ns
Hold Times		<u>.</u>		
t <sub>AH</sub>	Address Hold after CLK Rise	0.5	_	ns
t <sub>ADH</sub>	ADSP, ADSC Hold after CLK Rise	0.5	_	ns
t <sub>WEH</sub>	GW, BWE, BW <sub>X</sub> Hold after CLK Rise	0.5	_	ns
t <sub>ADVH</sub>	ADV Hold after CLK Rise	0.5	_	ns
t <sub>DH</sub>	Data Input Hold after CLK Rise	0.5	_	ns
t <sub>CEH</sub>	Chip Enable Hold after CLK Rise	0.5	_	ns

- 18. Timing reference level is 1.5V when  $V_{\rm DDQ}$  = 3.3V and is 1.25V when  $V_{\rm DDQ}$  = 2.5V. 19. Test conditions shown in (a) of AC Test Loads unless otherwise noted.
- 20. This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power must be supplied above V<sub>DD</sub>(minimum) initially, before a read or write operation can be
- 21. t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>OELZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in part (b) of Figure 3 on page 21. Transition is measured ± 200 mV from steady-state voltage. 22. At any given voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>CLZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High Z prior to Low Z under the same system conditions.
- 23. This parameter is sampled and not 100% tested.



## **Timing Diagrams**

Figure 4. Read Cycle Timing [24]




Note 24. On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH.



## Timing Diagrams (continued)

Figure 5. Write Cycle Timing [25, 26]



25. On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH. 26. Full width write can be initiated by either  $\overline{GW}$  LOW; or by  $\overline{GW}$  HIGH,  $\overline{BWE}$  LOW and  $\overline{BW}_X$  LOW.

D(A5)

Back-to-Back WRITEs

Q(A4+1) Q(A4+2) Q(A4+3)

BURST READ

D(A6)



OE

Data In (D)

Data Out (Q)

## Timing Diagrams (continued)

ADSP ADSC **ADDRESS** BWE, BWx CE

<sup>t</sup>OELZ

tCDV

DON'T CARE UNDEFINED

Q(A4)

Figure 6. Read/Write Cycle Timing [27, 28, 29]

t<sub>DS</sub> | t<sub>DH</sub>

D(A3)

– Single WRITE

OEHZ

Q(A2)

Q(A1)


Back-to-Back READs

<sup>27.</sup> On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH. 28. The data bus (Q) remains in high Z following a Write cycle, unless a new read access is initiated by  $\overline{ADSP}$  or  $\overline{ADSC}$ . 29.  $\overline{GW}$  is HIGH.



## Timing Diagrams (continued)

Figure 7. ZZ Mode Timing  $^{[30,\ 31]}$ 



<sup>30.</sup> Device must be deselected when entering ZZ mode. See the Cycle Descriptions table for all possible signal conditions to deselect the device. 31. DQs are in high Z when exiting ZZ sleep mode.




## **Ordering Information**

Table 1 lists the ordering codes. The table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at <a href="https://www.cypress.com/products">www.cypress.com/products</a>.

Table 1. Ordering Information

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
133	CY7C1441KV33-133AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Commercial
	CY7C1441KVE33-133AXC			
	CY7C1441KV33-133AXI			Industrial
	CY7C1441KVE33-133AXI			
	CY7C1443KV33-133AXI			
	CY7C1441KV33-133BZXI	51-85195	165-ball FBGA (15 × 17 × 1.4 mm) Pb-free	


#### **Ordering Code Definitions**





## **Package Diagrams**

Figure 8. 100-pin TQFP (14 × 20 × 1.4 mm) A100RA Package Outline, 51-85050



SYMBOL	DIM	ENSIC	NS
STIVIBUL	MIN.	NOM.	MAX.
Α	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
D	15.80	16.00	16.20
D1	13.90	14.00	14.10
E	21.80	22.00	22.20
E1	19.90	20.00	20.10
R1	0.08	_	0.20
R2	0.08	_	0.20
θ	0°	_	7°
θ1	0°	_	_
θ2	11°	12°	13°
С	_	_	0.20
b	0.22	0.30	0.38
L	0.45	0.60	0.75
L1	1.00 REF		
L2	0.25 BSC		
L3	0.20 — —		
е	0.65 TYP		

#### NOTE:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH.

  MOLD PROTRUSION/END FLASH SHALL

  NOT EXCEED 0.0098 in (0.25 mm) PER SIDE.

  BODY LENGTH DIMENSIONS ARE MAX PLASTIC


  BODY SIZE INCLUDING MOLD MISMATCH.
- 3. JEDEC SPECIFICATION NO. REF: MS-026.


51-85050 \*G




## Package Diagrams (continued)

Figure 9. 165-ball FBGA (15 × 17 × 1.4 mm (0.5 Ball Diameter)) Package Outline, 51-85195







51-85195 \*D



## **Acronyms**

Table 2. Acronyms Used in this Document

Acronym	Description	
CE	Chip Enable	
CMOS	Complementary Metal Oxide Semiconductor	
FBGA	Fine-Pitch Ball Grid Array	
I/O	Input/Output	
JTAG	Joint Test Action Group	
NoBL	No Bus Latency	
ŌĒ	Output Enable	
SRAM	Static Random Access Memory	
TCK	Test Clock	
TDI	Test Data-In	
TDO	Test Data-Out	
TMS	Test Mode Select	
TQFP	Thin Quad Flat Pack	
WE	Write Enable	
ECC	Error Correcting Code	

## **Document Conventions**

## **Units of Measure**

Table 3. Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
mA	milliampere
ms	millisecond
mm	millimeter
ns	nanosecond
pF	picofarad
V	volt
W	watt



# **Document History Page**

Revision	ECN Submission Date				Description of Change
*E	4680535	04/10/2015	Changed status from Preliminary to Final.		
*F	4757974	05/07/2015	Added Logic Block Diagram – CY7C1441KVE33. Updated Functional Overview: Updated ZZ Mode Electrical Characteristics: Changed maximum value of I <sub>DDZZ</sub> parameter from 89 mA to 75 mA.		
*G	4965199	10/15/2015	Updated Selection Guide: Updated value of "Maximum Operating Current".		
*H	5338013	07/05/2016	Updated Truth Table: Updated details in "CE <sub>3</sub> " column corresponding to fifth row of "Deselected Cycle, Power Down". Updated Neutron Soft Error Immunity: Updated values in "Typ" and "Max" columns corresponding to LSBU (Device without ECC) parameter. Updated to new template.		
*	6072311	02/15/2018	Updated Package Diagrams: spec 51-85050 – Changed revision from *E to *G. Updated to new template.		
*J	6745577	12/05/2019	Updated Ordering Information: Updated part numbers. Updated to new template.		



## Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc

Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

## PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

#### **Cypress Developer Community**

Community | Projects | Video | Blogs | Training | Components

## **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2011–2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-66677 Rev. \*J Revised December 5, 2019 Page 32 of 32

i486 is a trademark, and Intel and Pentium are registered trademarks of Intel Corporation. PowerPC is a trademark of IBM Corporation.