

CY62168G30/CY62168GE30 MoBL

16-Mbit (2M words × 8 bits) Static RAM with Error-Correcting Code (ECC)

Features

■ Ultra-low standby power

Typical standby current: 1.5 μA

Maximum standby current: 8 μA

■ High speed: 45 ns

■ Embedded error-correcting code (ECC) for single-bit error correction

■ Wide voltage range: 2.2 V to 3.6 V

■ 1.0 V data retention

■ Transistor-transistor logic (TTL) compatible inputs and outputs

■ ERR pin to indicate 1-bit error detection and correction

■ Available in Pb-free 48-ball VFBGA package

Functional Description

CY62168G30 and CY62168GE30 are high-performance CMOS low-power (MoBL) SRAM devices with embedded ECC. Both devices are offered in single and dual chip enable options and in multiple pin configurations. The CY62168GE30 device includes an error indication pin that signals a single-bit error-detection and correction event during a read cycle.

Devices with a single chip enable input are accessed by asserting the chip enable input (CE) LOW. Dual chip enable devices are accessed by asserting both chip enable inputs - CE₁ as LOW and CE2 as HIGH.

Write to the device by taking Chip Enable 1 (\overline{CE}_1) LOW and Chip Enable 2 (CE2) HIGH and the Write Enable (WE) input LOW. Data on the eight I/O pins (I/O₀ through I/O₇) is then written into the location specified on the address pins (A₀ through A₂₀).

Read from the device by taking Chip Enable 1 (CE₁) and Output Enable (OE) LOW and Chip Enable 2 (CE2) HIGH while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input and output pins (I/O₀ through I/O₇) are place<u>d in</u> a high impedance state when the device is deselected (CE₁ HIGH or CE2 LOW), the outputs are disabled (OE HIGH), or a write operation is in progress (CE₁ LOW and CE₂ HIGH and WE LOW). See the Truth Table – CY62168G/CY62168GE on page 13 for a complete description of read and write modes.

On CY62168GE30 devices, the detection and correction of a single bit error in the accessed location is indicated by the assertion of the ERR output (ERR = HIGH) $^{[1]}$.

The CY62168G30 and CY62168GE30 devices are available in a Pb-free 48-pin VFBGA package. The logic block diagrams are on page 2.

Product Portfolio

	Features and				Power Dissipation			
Product	Options	Danne	V Banga (V)	Speed	Operating	I _{CC} , (mA)	Standby I (uA)	
Product	(see Pin Configurations	Range	V _{CC} Range (V)	(ns)	f = f _{max}		Standby, I _{SB2} (µA)	
	section)				Typ ^[2]	Max	Typ ^[2]	Max
CY62168G(E)30 ^[3, 4]	Single or dual Chip Enables	Industrial	2.2 V-3.6 V	45	29	35	1.5	8
	Optional ERR pin							

Notes

1. This device does not support automatic write-back on error detection.

Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 3 V (for V_{CC} range of 2.2 V–3.6 V), T_A = 25 °C.
 This device offers improved I_{CC}, I_{SB1} and I_{SB2} specifications compared to the previous revision with same marketing part number.
 For previous version of this device, kindly refer here. Further details about improvement and comparison between old and new versions can be found in the PCN193805.

Cypress Semiconductor Corporation Document Number: 002-28440 Rev. *A

198 Champion Court


San Jose, CA 95134-1709

408-943-2600


Revised March 20, 2020



Logic Block Diagram - CY62168G30



Logic Block Diagram - CY62168GE30







Contents

Pin Configurations	4
Maximum Ratings	
Operating Range	5
DC Electrical Characteristics	
Capacitance	6
Thermal Resistance	6
AC Test Loads and Waveforms	6
Data Retention Characteristics	7
Data Retention Waveform	7
Switching Characteristics	8
Switching Waveforms	9
Truth Table - CY62168G/CY62168GE	
ERR Output - CY62168GE	13

Ordering information	14
Ordering Code Definitions	14
Package Diagrams	15
Acronyms	16
Document Conventions	16
Units of Measure	16
Document History Page	17
Sales, Solutions, and Legal Information	18
Worldwide Sales and Design Support	18
Products	18
PSoC® Solutions	18
Cypress Developer Community	18
Technical Support	18



Pin Configurations

Figure 1. 48-ball VFBGA (6 × 8 × 1 mm) pinout ^[5] CY62168G30





Figure 2. 48-ball VFBGA (6 × 8 × 1 mm) pinout ^[5, 6] CY62168GE30



Notes

- 5. NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration
- configuration.
 6. ERR is an Output pin.lf not used, this pin should be left floating.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature-65 °C to + 150 °C Ambient temperature with power applied-55 °C to + 125 °C Supply voltage to ground potential-0.5 V to 6 V

DC input voltage ^[7]	–0.5 V to V _{CC} + 0.5 V
Output current into outputs (LOW)	20 mA
Static discharge voltage (MIL-STD-883, Method 3015)	>2001 V
Latch-up current	>140 mA

Operating Range

Grade	Ambient Temperature	V cc ^[8]	
Industrial	–40 °C to +85 °C	2.2 V to 3.6 V,	

DC Electrical Characteristics

Over the operating range of -40 °C to 85 °C

Doromotor	Description		Test Conditions			Unit		
Parameter	Desc	cription	lest Cond	Min	Typ [9]	Max	Unit	
V _{OH}	Output HIGH	2.2 V to 2.7 V	V_{CC} = Min, I_{OH} = -0.1	mA	2.0	_	_	V
	voltage	2.7 V to 3.6 V	$V_{CC} = Min, I_{OH} = -1.0$) mA	2.4	_	_	V
V _{OL}	Output LOW	2.2 V to 2.7 V	V_{CC} = Min, I_{OL} = 0.1 r	mA	-	_	0.4	V
	voltage	2.7 V to 3.6 V	V_{CC} = Min, I_{OL} = 2.1 r	mA	-	_	0.4	V
V _{IH}	Input HIGH	2.2 V to 2.7 V	_		1.8	_	V _{CC} + 0.3	V
	voltage	2.7 V to 3.6 V	_		2.0	_	V _{CC} + 0.3	V
V _{IL}	Input LOW	2.2 V to 2.7 V	_		-0.3	_	0.6	V
	voltage ^[10] 2.7 V to 3.6 V		_		-0.3	_	0.8	V
I _{IX}	Input leakage o	current	$GND \le V_{IN} \le V_{CC}$		-1.0	_	+1.0	μА
I _{OZ}	Output leakage	current	$GND \le V_{OUT} \le V_{CC}$, Output disabled		-1.0	_	+1.0	μΑ
I _{CC} ^[11, 12]	V _{CC} operating	supply current	oly current $V_{CC} = Max$, $I_{OUT} = 0 \text{ mA}$, $CMOS \text{ levels}$	f = 22.22 MHz (45 ns)	_	29.0	35.0	mA
				f = 1 MHz	-	7.0	9.0	mA
I _{SB1} ^[11, 12, 13]	Automatic power down current – CMOS inputs; $V_{CC} = 2.2 \text{ to } 3.6 \text{ V}$ $V_{CC} = 2.2 \text{ to } 3.6 \text{ V}$ $V_{CC} = 0.2 \text{ V}, V_{IN} \leq 0.2 \text$			-	1.5	8.0	μА	
I _{SB2} [11, 12, 14]	Automatic power	er down current –		, ,	_	1.5	3.0 ^[15]	μА
552	CMOS inputs; V _{CC} = 2.2 to 3.6 V		$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or }$ $\text{CE}_2 \le 0.2 \text{ V},$	40 °C ^[15]	_	_	3.5 ^[15]	μA
	2.2 10 0.	0 V	$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V,}$	70 °C ^[15]	_	_	6.5 ^[15]	μΑ
			$V_{IN} \le 0.2 \text{ V},$ $f = 0, V_{CC} = V_{CC(max)}$	185 °C	_	_	8.0	μА

- V_{IL(min)} = -2.0 V and V_{IH(max)} = V_{CC} + 2 V for pulse durations of less than 20 ns.
 Full Device AC operation assumes a 100 μs ramp time from 0 to V_{CC(min)} and 200 μs wait time after V_{CC} stabilization.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 3 V (for V_{CC} range of 2.2 V-3.6 V), T_A = 25 °C.

- 10. V_{IL(min)} = -2.0 V and V_{IH(max)} = V_{CC} + 2 V for pulse durations of less than 20 ns.

 11. This device offers improved I_{CC}, I_{SB1} and I_{SB2} specifications compared to the previous revision with same marketing part number.

 12. For previous version of this device, kindly refer here. Further details about improvement and comparison between old and new versions can be found in the PCN193805.
- 13. This paramete<u>r is guaranteed by design and is not tested.</u>
- 14. Chip enables ($\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$) must be tied to CMOS levels to meet the $I_{\text{SB}1}/I_{\text{SB}2}/I_{\text{CCDR}}$ spec. Other inputs can be left floating. 15. The $I_{\text{SB}2}$ limits at 25 °C, 40 °C, 70 °C and typical limit at 85 °C are guaranteed by design and not 100% tested.

Document Number: 002-28440 Rev. *A Page 5 of 18



Capacitance


Parameter [16]	Description Test Conditions		Max	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C _{OUT}	Output capacitance		10	pF


Thermal Resistance

Parameter [16]	Description	Test Conditions	48-ball VFBGA	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	Still air, soldered on a 3×4.5 inch, four-layer printed circuit board	31.50	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		15.75	°C/W

AC Test Loads and Waveforms

Figure 3. AC Test Loads and Waveforms





Equivalent to: THÉVENIN EQUIVALENT

Parameters	1.8 V	2.5 V 3.0 V		5.0 V	Unit
R1 13500		1 13500 16667 1103		1800	Ω
R2	10800	15385	1554	990	Ω
R _{TH}	6000	8000	645	639	Ω
V _{TH}	0.8	1.2	1.75	1.77	V
V _{HIGH}	1.8	2.5	3.0	5.0	V

Note

^{16.} Tested initially and after any design or process changes that may affect these parameters.




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ ^[17]	Max	Unit
V_{DR}	V _{CC} for data retention		1.0	_	_	V
I _{CCDR} ^[18, 19, 20, 21]	Data retention current	$1.2 \text{ V} \le \text{V}_{CC} \le 2.2 \text{ V},$	_	-	16.0	μА
		$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or CE}_2 \le 0.2 \text{ V},$				
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$				
		$2.2 \text{ V} < \text{V}_{\text{CC}} \le 3.6 \text{ V} \text{ or } 4.5 \text{ V} \le \text{V}_{\text{CC}} \le 5.5 \text{ V},$	-	-	8.0	μА
		$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or CE}_2 \le 0.2 \text{ V},$				
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$				
t _{CDR} ^[22]	Chip deselect to data retention time		0	_	_	_
t _R ^[22, 23]	Operation recovery time		45/55	_	ı	ns

Data Retention Waveform

Figure 4. Data Retention Waveform



- 17. Typical values <u>are</u> included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 3 V (for V_{CC} range of 2.2 V–3.6 V), T_A = 25 °C. 18. Chip enables (CE₁ and CE₂) must be tied to CMOS levels to meet the I_{SB1}/I_{SB2}/I_{CCDR} spec. Other inputs can be left floating.

- 19. I_{CCDR} is guaranteed only after device is first powered up to V_{CC(min)} and brought down to V_{DR}.

 20. This device offers improved I_{CC}, I_{SB1} and I_{SB2} specifications compared to the previous revision with same marketing part number.

 21. For previous version of this device, kindly refer here. Further details about improvement and comparison between old and new versions can be found in the PCN193805.
- 22. These parameters are guaranteed by design.
- 23. Full device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \ge 100 \ \mu s$ or stable at $V_{CC(min)} \ge 100 \ \mu s$.



Switching Characteristics

Parameter [24, 25]	Description		45 ns		
Parameter			Max	Unit	
Read Cycle		·			
t _{RC}	Read cycle time	45.0	_	ns	
t _{AA}	Address to data valid / Address to ERR valid	_	45.0	ns	
t _{OHA}	Data hold from address change / ERR hold from address change	10.0	-	ns	
t _{ACE}	CE ₁ LOW and CE ₂ HIGH to data valid / CE LOW to ERR valid	_	45.0	ns	
t _{DOE}	OE LOW to data valid / OE LOW to ERR valid	_	22.0	ns	
t _{LZOE}	OE LOW to Low Z [25, 26]	5.0	-	ns	
t _{HZOE}	OE HIGH to High Z [25, 26, 27]	_	18.0	ns	
t _{LZCE}	CE ₁ LOW and CE ₂ HIGH to Low Z ^[25, 26]	10.0	-	ns	
t _{HZCE}	CE ₁ HIGH and CE ₂ LOW to High Z ^[25, 26, 27]	_	18.0	ns	
t _{PU} ^[28]	CE ₁ LOW and CE ₂ HIGH to power-up	0	-	ns	
t _{PD} ^[28]	CE ₁ HIGH and CE ₂ LOW to power-down	_	45.0	ns	
Write Cycle ^[29, 30]		·			
t _{WC}	Write cycle time	45.0	-	ns	
t _{SCE}	CE ₁ LOW and CE ₂ HIGH to write end	35.0	-	ns	
t _{AW}	Address setup to write end	35.0	-	ns	
t _{HA}	Address hold from write end	0	-	ns	
t _{SA}	Address setup to write start	0	_	ns	
t _{PWE}	WE pulse width	35.0	_	ns	
t _{SD}	Data setup to write end	25.0	_	ns	
t _{HD}	Data hold from write end	0	_	ns	
t _{HZWE}	WE LOW to High Z [25, 27, 26]	_	18.0	ns	
t _{LZWE}	WE HIGH to Low Z [25, 26]	10.0	_	ns	

Notes

^{24.} Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for V_{CC} ≥ 3 V) and V_{CC}/2 (for V_{CC} < 3 V), and input pulse levels of 0 to 3 V (for V_{CC} ≥ 3 V) and 0 to V_{CC} (for V_{CC} < 3V). Test conditions for the read cycle use output loading shown in AC Test Loads and Waveforms section, unless specified otherwise.

^{25.} At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any device.

26. Tested initially and after any design or process changes that may affect these parameters.

^{27.} t_{HZOE}, t_{HZCE}, and t_{HZWE} transitions are measured when the outputs enter a high impedance state.

^{28.} These parameters are guaranteed by design and are not tested.

^{29.} The internal write time of the memory is defined by the overlap of WE = V_{IL}, \overline{CE}_1 = V_{IL}, and CE_2 = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

^{30.} The minimum write cycle pulse width for write cycle No. 2 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ Low) should be equal to he sum of t_{HZWE} and t_{SD} .



Switching Waveforms

Figure 5. Read Cycle No. 1 of CY62168G (Address Transition Controlled) $^{[31,\ 32]}$





Figure 6. Read Cycle No. 1 of CY62168GE (Address Transition Controlled) $^{[31,\ 32]}$



32. WE is HIGH for read cycle.

Notes
31. The device is continuously selected. $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IL}$.



Switching Waveforms (continued)




Figure 7. Read Cycle No. 2 ($\overline{\text{OE}}$ Controlled)[33, 34, 35]

Notes

33. WE is HIGH for read cycle.

34. For all dual chip enable devices, CE is the logical combination of CE₁ and CE₂. When CE₁ is LOW and CE₂ is HIGH, CE is LOW; when CE₁ is HIGH or CE₂ is LOW, CE is HIGH.



Switching Waveforms (continued)

DATA_{IN} VALID

Figure 8. Write Cycle No. 1 (WE Controlled)[36, 37, 38]

Notes

^{36.} For all dual chip enable devices, $\overline{\text{CE}}$ is the logical combination of $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$. When $\overline{\text{CE}}_1$ is LOW and $\overline{\text{CE}}_2$ is HIGH, $\overline{\text{CE}}$ is LOW; when $\overline{\text{CE}}_1$ is HIGH or $\overline{\text{CE}}_2$ is LOW, $\overline{\text{CE}}$ is HIGH.

^{37.} The internal write time of the memory is defined by the overlap of $\overline{WE} = V_{|L|}$, $\overline{CE}_1 = V_{|H|}$, and $CE_2 = V_{|H|}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

^{38.} Data I/O is in the high-impedance state if $\overline{\text{CE}} = \text{V}_{\text{IH}}$, or $\overline{\text{OE}} = \text{V}_{\text{IH}}$. 39. During this period, the I/Os are in output state. Do not apply input signals.



Switching Waveforms (continued)

ADDRESS


twc


twc

twc

that the property of t

Figure 9. Write Cycle No. 2 (WE Controlled, OE Low)[40, 41, 42, 43]





Notes

- 40. For all dual chip enable devices, $\overline{\text{CE}}$ is the logical combination of $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$. When $\overline{\text{CE}}_1$ is LOW and $\overline{\text{CE}}_2$ is HIGH, $\overline{\text{CE}}$ is LOW; when $\overline{\text{CE}}_1$ is HIGH or $\overline{\text{CE}}_2$ is LOW, $\overline{\text{CE}}$ is HIGH.
- 41. The internal write time of the memory is defined by the overlap of WE = V_{IL}, \overline{CE}_1 = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
- 42. Data I/O is in high impedance state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$.
- 43. The minimum write cycle pulse width should be equal to the sum of the $t_{\mbox{\scriptsize HZWE}}$ and $t_{\mbox{\scriptsize SD}}.$
- 44. During this period I/O are in the output state. Do not apply input signals.



Truth Table - CY62168G/CY62168GE

CE ₁	CE ₂	WE	OE	I/Os	Mode	Power
Н	X ^[45]	X ^[45]	X ^[45]	High Z	Deselect / Power down	Standby (I _{SB2})
X ^[45]	L	X ^[45]	X ^[45]	High Z	Deselect / Power down	Standby (I _{SB2})
L	Н	Н	L	Data Out (I/O ₀ –I/O ₇)	Read	Active (I _{CC})
L	Н	Н	Н	High Z	Output disabled	Active (I _{CC})
L	Н	L	Χ	Data In (I/O ₀ –I/O ₇)	Write	Active (I _{CC})

ERR Output - CY62168GE

Output ^[46]	Mode	
0	Read Operation, no single-bit error in the stored data.	
1	Read Operation, single-bit error detected and corrected.	
High Z Device deselected / Outputs disabled / Write Operation.		

Note45. The 'X' (Don't care) state for the chip enables refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.
46. ERR is an Output pin.If not used, this pin should be left floating.


Document Number: 002-28440 Rev. *A Page 13 of 18



Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type (all Pb-free)	Operating Range
45	CY62168GE30-45BVXI	51-85150	48-ball VFBGA	Industrial
	CY62168GE30-45BVXIT		48-ball VFBGA, Tape and Reel	
	CY62168G30-45BVXI	51-85150	48-ball VFBGA	Industrial
	CY62168G30-45BVXIT		48-ball VFBGA, Tape and Reel	


Ordering Code Definitions





Package Diagrams

Figure 11. 48-ball VFBGA (6 × 8 × 1.0 mm) Package Outline, 51-85150



SYMBOL		DIMENSIONS	
	MIN.	NOM.	MAX.
A			1.00
A1	0.16	•	-
A2	•	•	0.81
D		8.00 BSC	
E		6.00 BSC	
D1		5.25 BSC	
E1		3.75 BSC	
MD		8	
ME		6	
n		48	
Øь	0.25	0.30	0.35
еE		0.75 BSC	
eD		0.75 BSC	
SD		0.375 BSC	
SE	0.375 BSC		
	A A1 A2 D E D1 E1 MD ME n Ø b eE eD SD	MIN. A	SYMBOL

NOTES:

- 1. DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-2009.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- 4. PREPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.
 SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.
 IN IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE
 MD X ME.

(in parallel to datum c.

"SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.

*** INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.

A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.

51-85150 *I



Acronyms

Acronym	Description	
CE	Chip Enable	
CMOS	Complementary Metal Oxide Semiconductor	
I/O	Input/Output	
ŌĒ	Output Enable	
SRAM	Static Random Access Memory	
VFBGA	Very Fine-Pitch Ball Grid Array	
WE	Write Enable	

Document Conventions

Units of Measure

Symbol	Unit of Measure	
°C	degree Celsius	
MHz	megahertz	
μΑ	microampere	
μS	microsecond	
mA	milliampere	
mm	millimeter	
ns	nanosecond	
Ω	ohm	
%	percent	
pF	picofarad	
V	volt	
W	watt	

Document Number: 002-28440 Rev. *A Page 16 of 18



Document History Page

Document Title: CY62168G30/CY62168GE30 MoBL, 16-Mbit (2M words × 8 bits) Static RAM with Error-Correcting Code (ECC) Document Number: 002-28440			
Rev.	ECN No.	Submission Date	Description of Change
**	6676291	09/23/2019	New data sheet.
*A	6834967	03/20/2020	Updated Product Portfolio: Updated Note 3. Updated DC Electrical Characteristics: Updated Note 11. Updated Data Retention Characteristics: Updated Note 20. Updated to new template.

Document Number: 002-28440 Rev. *A Page 17 of 18



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/mcu

cypress.com/psoc

Products

Arm® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

Cypress.com/memory

cypress.com/memory

cypress.com/memory

cypress.com/memory

cypress.com/memory

Microcontrollers

PSoC

Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Code Examples | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2019–2020. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose f

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-28440 Rev. *A Revised March 20, 2020 Page 18 of 18