

# 1-Mbit (64 K × 16) Static RAM

#### **Features**

■ High speed: 45 ns

■ Temperature ranges

☐ Industrial: -40 °C to +85 °C ☐ Automotive-A: -40 °C to +85 °C ☐ Automotive-E: -40 °C to +125 °C

■ Wide voltage range: 2.2 V to 3.6 V

■ Pin compatible with CY62126DV30

■ Ultra low standby power

Typical standby current: 1 μA

Maximum standby current: 4 μA

■ Ultra low active power

□ Typical active current: 1.3 mA at f = 1 MHz

■ Easy memory expansion with CE and OE features

■ Automatic power down when deselected

 Complementary metal oxide semiconductor (CMOS) for optimum speed and power

Offered in Pb-free 48-ball very fine-pitch ball grid array (VFBGA) and 44-pin thin small outline package (TSOP) II packages

#### **Functional Description**


The CY62126EV30 is a high performance CMOS static RAM organized as 64K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery  $\mathsf{Life^{TM}}$  (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. Placing the device in standby mode reduces power consumption by more than 99 percent when deselected ( $\overline{\mathsf{CE}}$  HIGH). The input and output pins (I/O $_0$  through I/O $_{15}$ ) are placed in a high impedance state when the device is deselected ( $\overline{\mathsf{CE}}$  HIGH), the outputs are disabled ( $\overline{\mathsf{OE}}$  HIGH), both Byte High Enable and Byte Low Enable are disabled ( $\overline{\mathsf{BHE}}$ , BLE HIGH) or during a write operation ( $\overline{\mathsf{CE}}$  LOW and  $\overline{\mathsf{WE}}$  LOW).

To write to the device, take Chip Enable (CE) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O $_0$  through I/O $_7$ ) is written into the location specified on the address pins (A $_0$  through A $_1$ 5). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O $_8$  through I/O $_1$ 5) is written into the location specified on the address pins (A $_0$  through A $_1$ 5).

To read from the device, take Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. See the Truth Table on page 11 for a complete description of read and write modes.

For a complete list of related documentation, click here.

#### Logic Block Diagram



Cypress Semiconductor Corporation
Document Number: 38-05486 Rev. \*P

198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600





#### **Contents**

Pin Configuration	3
Product Portfolio	
Maximum Ratings	4
Operating Range	
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	5
Data Retention Characteristics	
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering information	12
Ordering Code Definitions	12
Package Diagrams	
Acronyms	15
Document Conventions	15
Units of Measure	15
Document History Page	16
Sales, Solutions, and Legal Information	18
Worldwide Sales and Design Support	18
Products	18
PSoC® Solutions	18
Cypress Developer Community	18
Technical Support	18



## **Pin Configuration**

Figure 1. 48-ball VFBGA pinout (Top View)





Figure 2. 44-pin TSOP II pinout (Top View) [1]



#### **Product Portfolio**

				Power Dissipation							
Product	Range	Vc	V <sub>CC</sub> Range (V) Speed Opera		Operating	, I <sub>CC</sub> (mA	Standby, I <sub>SB2</sub>				
Product	Kange				(ns) $f = 1 \text{ MHz}$ $f = f_{\text{max}}$		f = 1 MHz		Hz f = f <sub>max</sub>		)
		Min	<b>Typ</b> <sup>[2]</sup>	Max		Typ <sup>[2]</sup> Max		<b>Typ</b> <sup>[2]</sup>	Max	<b>Typ</b> <sup>[2]</sup>	Max
CY62126EV30LL	Industrial	2.2	3.0	3.6	45	1.3	2	11	16	1	4
CY62126EV30LL	Automotive-A	2.2	3.0	3.6	45	1.3	2	11	16	1	4
CY62126EV30LL	Automotive-E	2.2	3.0	3.6	55	1.3	4	11	35	1	30

NC pins are not connected on the die.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.



## **Maximum Ratings**

Exceeding maximum ratings may shorten the battery life of the device. These user guidelines are not tested. Storage temperature ......-65 °C to +150 °C Ambient temperature with power applied ......-55 °C to +125 °C to ground potential <sup>[3, 4]</sup> .....-0.3 V to 3.6 V (V<sub>CCmax</sub> + 0.3 V) DC voltage applied to outputs in High Z state  $^{[3,\,4]}$  .....-0.3 V to 3.6 V (V  $_{CCmax}$  + 0.3 V)

DC input voltage [3, 4]0.3 V to 3.6 V (V <sub>CCmax</sub> + 0.3 V)	
Output current into outputs (LOW)20 mA	
Static discharge voltage (MIL-STD-883, Method 3015) > 2001 V	
Latch up current > 200 mA	

## **Operating Range**

Device	Range	Ambient Temperature	<b>V</b> cc <sup>[5]</sup>
CY62126EV30LL	Industrial / Automotive-A	–40 °C to +85 °C	2.2 V to 3.6 V
	Automotive-E	–40 °C to +125 °C	

#### **Electrical Characteristics**

Over the Operating Range

Parameter	Description	Test Conditions		45 ns (Industrial / Automotive-A)			55 ns (Automotive-E)			Unit
	·			Min	<b>Typ</b> <sup>[6]</sup>	Max	Min	<b>Typ</b> <sup>[6]</sup>	Max	
V <sub>OH</sub>	Output high voltage	$I_{OH} = -0.1 \text{ mA}$		2.0	_	_	2.0	-	-	V
		$I_{OH} = -1.0 \text{ mA}, V$	/ <sub>CC</sub> ≥ 2.70 V	2.4	_	_	2.4	-	_	V
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 0.1 mA		_	_	0.4	_		0.4	V
		$I_{OL}$ = 2.1 mA, $V_{O}$	<sub>CC</sub> ≥ 2.70 V	-	_	0.4	-	_	0.4	V
V <sub>IH</sub>	Input high voltage	$V_{CC}$ = 2.2 V to 2	.7 V	1.8	_	V <sub>CC</sub> + 0.3	1.8	_	V <sub>CC</sub> + 0.3	V
		$V_{CC} = 2.7 \text{ V to } 3$	.6 V	2.2	_	$V_{CC} + 0.3$	2.2	_	V <sub>CC</sub> + 0.3	V
$V_{IL}$	Input low voltage	$V_{CC} = 2.2 \text{ V to } 2$	.7 V	-0.3	_	0.6	-0.3	_	0.6	V
		$V_{CC} = 2.7 \text{ V to } 3$	.6 V	-0.3	_	0.8	-0.3	_	0.8	V
I <sub>IX</sub>	Input leakage current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>		-1	_	+1	-4	_	+4	μА
I <sub>OZ</sub>	Output leakage current	GND ≤ V <sub>O</sub> ≤ V <sub>CO</sub> Disabled	<sub>C</sub> , Output	<b>–1</b>	_	+1	-4	_	+4	μА
I <sub>CC</sub>	V <sub>CC</sub> operating supply	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CCmax}$	-	11	16	_	11	35	mA
	current	f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels	_	1.3	2.0	_	1.3	4.0	
I <sub>SB1</sub> <sup>[7]</sup>	Automatic CE power down current —CMOS inputs	$\overline{CE} \ge V_{CC} - 0.2^{\circ}$ $V_{IN} \ge V_{CC} - 0.2^{\circ}$ $f = f_{max} (Address)$ $f = 0 (\overline{OE}, \overline{BHE}, \overline{V_{CC}} = 3.60 \text{ V}$	V, V <sub>IN</sub> ≤ 0.2 V, and Data Only),	-	1	4	ı	1	35	μА
I <sub>SB2</sub> <sup>[7]</sup>	Automatic CE power down current —CMOS inputs	$\overline{\text{CE}} \ge V_{\text{CC}} - 0.2^{\circ}$ $V_{\text{IN}} \ge V_{\text{CC}} - 0.2^{\circ}$ $f = 0, V_{\text{CC}} = 3.60^{\circ}$	V or $V_{IN} \leq 0.2 \text{ V}$ ,	I	1	4	ı	1	30	μА

- 3.  $V_{IL(min)}$  = -2.0 V for pulse durations less than 20 ns.

- V<sub>IL(min)</sub> = -2.0 V for pulse durations less than 20 ns.
   V<sub>IH(max)</sub> = V<sub>CC</sub> + 0.75 V for pulse durations less than 20 ns.
   Full device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC</sub>(min) and 200 μs wait time after V<sub>CC</sub> stabilization.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
   Chip enable (CE) needs to be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.



# Capacitance


Parameter [8]	Description	Description Test Conditions			
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}$ , $f = 1 ^{\circ}\text{MHz}$ , $V_{CC} = V_{CC(typ)}$	10	pF	
C <sub>OUT</sub>	Output capacitance		10	pF	

## **Thermal Resistance**

Parameter [8]	Description	Test Conditions	48-ballVFBGA Package	44-pin TSOP II Package	Unit
$\Theta_{JA}$		Still Air, soldered on a 4.25 × 1.125 inch, two-layer printed circuit board	58.85	28.2	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		17.01	3.4	°C/W

## **AC Test Loads and Waveforms**

Figure 3. AC Test Loads and Waveforms



Parameters	2.2 V–2.7 V	2.7 V-3.6 V	Unit
R1	16600	1103	Ω
R2	15400	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.2	1.75	V

#### Note

<sup>8.</sup> Tested initially and after any design or process changes that may affect these parameters.




#### **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Cone	Min	<b>Typ</b> <sup>[9]</sup>	Max	Unit	
$V_{DR}$	V <sub>CC</sub> for data retention			1.5	_	_	V
I <sub>CCDR</sub> <sup>[10]</sup>	Data retention current	$V_{CC} = V_{DR}$	Industrial / Automotive-A	_	_	3	μА
		$\label{eq:control_control} \begin{split} \overline{\text{CE}} &\geq \text{V}_{\text{CC}} - \text{0.2 V},\\ \text{V}_{\text{IN}} &\geq \text{V}_{\text{CC}} - \text{0.2 V or}\\ \text{V}_{\text{IN}} &\leq \text{0.2 V} \end{split}$	Automotive-E	-	_	30	μА
t <sub>CDR</sub> <sup>[11]</sup>	Chip deselect to data retention time			0	_	_	ns
t <sub>R</sub> <sup>[12]</sup>	Operation recovery time		CY62126EV30LL-45	45	_	_	ns
			CY62126EV30LL-55	55	_	-	

## **Data Retention Waveform**

Figure 4. Data Retention Waveform



- 9. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ)}$ ,  $T_A = 25$  °C.
- 10. Chip enable  $\overline{(CE)}$  needs to be tied to CMOS levels to meet the  $I_{SB1}/I_{SB2}/I_{CCDR}$  spec. Other inputs can be left floating. 11. Tested initially and after any design or process changes that may affect these parameters. 12. Full device AC operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} > 100 \ \mu s$ .



## **Switching Characteristics**

Over the Operating Range

Parameter [13, 14]	Description	45 ns (Ir Autom	ndustrial / otive-A)	55 ns (Aut	Unit	
	•	Min	Max	Min	Max	
Read Cycle		<u>.</u>				
t <sub>RC</sub>	Read cycle time	45	_	55	_	ns
t <sub>AA</sub>	Address to data valid	_	45	_	55	ns
t <sub>OHA</sub>	Data hold from address change	10	-	10	_	ns
t <sub>ACE</sub>	CE LOW to data valid	_	45	_	55	ns
t <sub>DOE</sub>	OE LOW to data valid	_	22	_	25	ns
t <sub>LZOE</sub>	OE LOW to Low Z [15]	5	-	5	_	ns
t <sub>HZOE</sub>	OE HIGH to High Z [15, 16]	_	18	_	20	ns
t <sub>LZCE</sub>	CE LOW to Low Z [15]	10	-	10	_	ns
t <sub>HZCE</sub>	CE HIGH to High Z [15, 16]	_	18	_	20	ns
t <sub>PU</sub>	CE LOW to power up	0	-	0	_	ns
t <sub>PD</sub>	CE HIGH to power down	_	45	_	55	ns
t <sub>DBE</sub>	BHE / BLE LOW to data valid	_	22	_	25	ns
t <sub>LZBE</sub>	BHE / BLE LOW to Low Z [15]	5	-	5	_	ns
t <sub>HZBE</sub>	BHE / BLE HIGH to High Z [15, 16]	_	18	_	20	ns
Write Cycle [17, 18	3]	<u> </u>				
t <sub>WC</sub>	Write cycle time	45	_	55	_	ns
t <sub>SCE</sub>	CE LOW to write end	35	-	40	_	ns
t <sub>AW</sub>	Address setup to write end	35	-	40	_	ns
t <sub>HA</sub>	Address hold from write end	0	-	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	-	0	_	ns
t <sub>PWE</sub>	WE pulse width	35	-	40	_	ns
t <sub>BW</sub>	BHE / BLE pulse width	35	_	40	_	ns
t <sub>SD</sub>	Data setup to write end	25	_	25	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	0	_	ns
t <sub>HZWE</sub>	WE LOW to High Z [15, 16]	_	18	_	20	ns
t <sub>LZWE</sub>	WE HIGH to Low Z [15]	10	_	10	_	ns

Document Number: 38-05486 Rev. \*P Page 7 of 18

 <sup>13.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified l<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.
 14. AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. See application note AN13842 for further clarification.

<sup>15.</sup> At any temperature and voltage condition, t<sub>HZCE</sub>, is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZDE</sub>, t<sub>HZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any device.

16. t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZBE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high impedance state.

<sup>17.</sup> The internal write time of the memory is defined by the overlap of WE,  $\overline{\text{CE}} = \text{V}_{\text{IL}}$ ,  $\overline{\text{BHE}}$ ,  $\overline{\text{BLE}}$  or both =  $\text{V}_{\text{IL}}$ . All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must refer to the edge of signal that terminates write.

<sup>18.</sup> The minimum write cycle pulse width for Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW) should be equal to sum of  $t_{SD}$  and  $t_{HZWE}$ .



# **Switching Waveforms**

Figure 5. Read Cycle No. 1 (Address transition controlled) [19, 20]





Figure 6. Read Cycle No. 2 (OE controlled) [20, 21]



#### Notes

19. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$ , or both =  $V_{IL}$ .

20.  $\overline{\text{WE}}$  is high for read cycle.

21. Address valid before or similar to  $\overline{\text{CE}}$  and  $\overline{\text{BHE}}$ ,  $\overline{\text{BLE}}$  transition LOW.



## Switching Waveforms (continued)

Figure 7. Write Cycle No. 1 (WE controlled) [22, 23, 24]





Figure 8. Write Cycle No. 2 (CE controlled) [22, 23, 24]



- 22. The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  or both  $= V_{IL}$ . All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must refer to the edge of signal that terminates write.
- 23. Data I/O is high impedance if  $\overline{OE}$  =  $V_{IH}$ .
- 24. If  $\overline{\text{CE}}$  goes high simultaneously with  $\overline{\text{WE}}$  =  $\text{V}_{\text{IH}}$ , the output remains in a high impedance state. 25. During this period, the I/Os are in output state. Do not apply input signals.



## Switching Waveforms (continued)

Figure 9. Write Cycle No. 3 (WE Controlled, OE LOW [26, 27]





Figure 10. Write Cycle No. 4 (BHE/BLE controlled, OE LOW) [26]



<sup>26.</sup> If CE goes high simultaneously with WE = V<sub>IH</sub>, the output remains in a high impedance state.

27. The minimum write cycle pulse width should be equal to sum of t<sub>SD</sub> and t<sub>HZWE</sub>.

28. During this period, the I/Os are in output state. Do not apply input signals.



## **Truth Table**

<b>CE</b> [29]	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	High Z	Deselect/power down	Standby (I <sub>SB</sub> )
L	Χ	Х	Н	Н	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	L	L	L	Data out (I/O <sub>0</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Data out (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	L	L	Н	Data out (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	High Z	Output disabled	Active (I <sub>CC</sub> )
L	L	Х	L	L	Data in (I/O <sub>0</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	Х	Н	L	Data in (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Write	Active (I <sub>CC</sub> )
L	L	Х	L	Н	Data in (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Write	Active (I <sub>CC</sub> )

Note
29. Chip enable must be at CMOS levels (not floating). Intermediate voltage levels on this pin is not permitted.




# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62126EV30LL-45BVXI	51-85150	48-ball VFBGA (Pb-free)	Industrial
	CY62126EV30LL-45ZSXI	51-85087	44-pin TSOP II (Pb-free)	Industrial
	CY62126EV30LL-45ZSXA	51-85087	44-pin TSOP II (Pb-free)	Automotive-A
55	CY62126EV30LL-55BVXE	51-85150	48-ball VFBGA (Pb-free)	Automotive-E
	CY62126EV30LL-55ZSXE	51-85087	44-pin TSOP II (Pb-free)	Automotive-E

Contact your local Cypress sales representative for availability of other parts.


#### **Ordering Code Definitions**





# **Package Diagrams**

Figure 11. 48-ball VFBGA (6 × 8 × 1.0 mm) Package Outline, 51-85150



NOTE:


PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 \*H



## Package Diagrams (continued)

Figure 12. 44-pin TSOP II Package Outline, 51-85087





# **Acronyms**

Acronym	Description
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
OE	Output Enable
RAM	Random Access Memory
SRAM	Static Random Access Memory
TSOP	Thin Small Outline Package
VFBGA	Very Fine-Pitch Ball Grid Array
WE	Write Enable

## **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μΑ	microampere
μs	microsecond
mA	milliampere
mm	millimeter
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt

Document Number: 38-05486 Rev. \*P Page 15 of 18



# **Document History Page**

Document	t Title: CY62 t Number: 3	126EV30 MoB 8-05486	L <sup>®</sup> , 1-Mbit (64	K × 16) Static RAM
Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
**	202760	See ECN	AJU	New data sheet.
*A	300835	See ECN	SYT	Converted from Advance Information to Preliminary Specified Typical standby power in the Features Section Changed E3 ball from DNU to NC in the Pin Configuration for the FBGA Package and removed the footnote associated with it on page #2 Changed t <sub>OHA</sub> from 6 ns to 10 ns for both 35- and 45-ns speed bins, respectively Changed t <sub>DOE</sub> , t <sub>SD</sub> from 15 to 18 ns for 35-ns speed bin Changed t <sub>HZOE</sub> , t <sub>HZBE</sub> , t <sub>HZWE</sub> from 12 and 15 ns to 15 and 18 ns for the 35 ns and 45 ns speed bins, respectively Changed t <sub>HZCE</sub> from 12 and 15 ns to 18 and 22 ns for the 35- and 45-ns speed bins, respectively Changed t <sub>SCE</sub> ,t <sub>BW</sub> from 25 and 40 ns to 30 and 35 ns for the 35- and 45-ns speed bins, respectively Changed t <sub>AW</sub> from 25 to 30 ns and 40 to 35 ns for 35 and 45-ns speed bins respectively Changed t <sub>DBE</sub> from 35 and 45 ns to 18 and 22 ns for the 35 and 45 ns speed bins respectively Removed footnote that read "BHE.BLE is the AND of both BHE and BLE. Chip can be deselected by either disabling the chip enable signals or by disabling both BHE and BLE" on page # 4 Removed footnote that read "If both BHE and BLE are toggled together, then t <sub>LZBE</sub> is 10 ns" on page # 5 Added Pb-free package information
*B	461631	See ECN	NXR	Converted from Preliminary to Final Removed 35 ns Speed Bin Removed "L" version of CY62126EV30 Changed I <sub>CC (Typ)</sub> from 8 mA to 11 mA and I <sub>CC (max)</sub> from 12 mA to 16 mA for f = f <sub>max</sub> Changed I <sub>CC (max)</sub> from 1.5 mA to 2.0 mA for f = 1 MHz, I <sub>SB1</sub> , I <sub>SB2 (max)</sub> from 1 $\mu$ A to 4 $\mu$ A, I <sub>SB1</sub> , I <sub>SB2 (Typ)</sub> from 0.5 $\mu$ A to 1 $\mu$ A, I <sub>CCDR (max)</sub> from 1.5 $\mu$ A to 3 $\mu$ A, AC Test load Capacitance value from 50 pF to 30 pF, t <sub>LZOE</sub> from 3 to 5 ns, t <sub>LZCE</sub> from 6 to 10 ns, t <sub>HZCE</sub> from 22 to 18 ns, t <sub>LZBE</sub> from 6 to 5 ns, t <sub>PWE</sub> from 30 to 35 ns, t <sub>SD</sub> from 22 to 25 ns, t <sub>LZWE</sub> from 6 to 10 ns, and updated the Ordering Information table.
*C	925501	See ECN	VKN	Added footnote #7 related to I <sub>SB2</sub> and I <sub>CCDR</sub> Added footnote #11 related AC timing parameters
*D	1045260	See ECN	VKN	Added Automotive information Updated Ordering Information table
*E	2631771	01/07/09	NXR / PYRS	Changed CE condition from X to L in Truth table for Output Disable mode Updated template
*F	2944332	06/04/2010	VKN	Added Contents Removed byte enable from footnote #2 in Electrical Characteristics Added footnote related to chip enable in Truth Table Updated Package Diagrams Updated links in Sales, Solutions, and Legal Information
*G	2996166	07/29/2010	AJU	Added CY62126EV30LL-45ZSXA part in Ordering Information. Added Ordering Code Definitions. Modified table footnote format.
*H	3113864	12/17/2010	PRAS	Updated Figure 1 and Package Diagram, and fixed Typo in Figure 3.



# **Document History Page** (continued)

Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
*	3270487	05/31/2011	RAME	Updated Functional Description (Removed "For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines."). Updated Electrical Characteristics. Updated Data Retention Characteristics. Added Acronyms and Units of Measure. Updated to new template.
*J	4205722	11/29/2013	MEMJ	Updated Features: Added Automotive-A range information. Updated Product Portfolio: Added Automotive-A range information. Updated Operating Range: Segregated Automotive-A and Automotive-E ranges. Updated Electrical Characteristics: Added Automotive-A with Industrial for 45 ns speed bin. Renamed Automotive as Automotive-E for 55 ns speed bin. Updated Data Retention Characteristics: Segregated Automotive-A and Automotive-E in conditions for I <sub>CCDR</sub> parameter. Updated Switching Characteristics: Added Automotive-A with Industrial for 45 ns speed bin. Renamed Automotive-A with Industrial for 45 ns speed bin. Renamed Automotive as Automotive-E for 55 ns speed bin. Updated Package Diagrams: spec 51-85150 – Changed revision from *F to *H. spec 51-85087 – Changed revision from *C to *E. Updated to new template.
*K	4211675	12/12/2013	MEMJ	No technical updates. Removed the border lines in Package Diagram specs.
*L	4410948	06/17/2014	VINI	Updated Switching Characteristics: Added Note 18 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 27 and referred the same note in Figure 9. Completing Sunset Review.
*M	4576475	11/21/2014	VINI	Updated Functional Description: Added "For a complete list of related documentation, click here." at the el
*N	4612072	01/05/2015	VINI	Updated Maximum Ratings: Referred Notes 3, 4 in "Supply voltage to ground potential".
*0	4797476	06/15/2015	VINI	Updated to new template. Completing Sunset Review.
*P	5975641	11/24/2017	AESATMP9	Updated logo and Copyright.

Document Number: 38-05486 Rev. \*P Page 17 of 18



#### Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu PS<sub>0</sub>C cypress.com/psoc Power Management ICs cypress.com/pmic Touch Sensing cypress.com/touch **USB Controllers** cypress.com/usb Wireless Connectivity cypress.com/wireless

#### PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

#### **Cypress Developer Community**

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2004-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.