## feATURES

- 2-Channel Simultaneously Sampling ADC
- 70.6dB SNR
- 89dB SFDR
- Low Power: 183mW/144mW/109mW Total $92 \mathrm{~mW} / 72 \mathrm{~mW} / 55 \mathrm{~mW}$ per Channel
- Single 1.8V Supply
- CMOS, DDR CMOS, or DDR LVDS Outputs
- Selectable Input Ranges: $1 V_{p-p}$ to $2 V_{p-p}$
- 750MHz Full Power Bandwidth S/H
- Optional Data Output Randomizer
- Optional Clock Duty Cycle Stabilizer
- Shutdown and Nap Modes
- Serial SPI Port for Configuration
- 64-Pin ( $9 \mathrm{~mm} \times 9 \mathrm{~mm}$ ) QFN Package


## APPLICATIONS

- Communications
- Cellular Base Stations
- Software Defined Radios
- Portable Medical Imaging
- Multi-Channel Data Acquisition
- Nondestructive Testing


## DESCRIPTIOn

The LTC ${ }^{\oplus}$ 2145-12/LTC2144-12/LTC2143-12 are 2-channel simultaneous sampling 12 -bit A/D converters designed for digitizing high frequency, wide dynamic range signals. They are perfect for demanding communications applications with AC performance that includes 70.6dB SNR and 89dB spurious free dynamic range (SFDR). Ultralow jitter of 0.08 ps $_{\text {RMS }}$ allows undersampling of IF frequencies with excellent noise performance.
DC specs include $\pm 0.3$ LSB INL (typ), $\pm 0.1$ 1LSB DNL (typ) and no missing codes over temperature. The transition noise is $0.3 L_{S B}$ RMs.
The digital outputs can be either full rate CMOS, double data rate CMOS, or double data rate LVDS. A separate output power supply allows the CMOS output swing to range from 1.2 V to 1.8 V .
The ENC ${ }^{+}$and ENC- inputs may be driven differentially or single-ended with a sine wave, PECL, LVDS, TLL, or CMOS inputs. An optional clock duty cycle stabilizer allows high performance at full speed for a wide range of clock duty cycles.
$\boldsymbol{\Sigma} \boldsymbol{\top}$, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

TYPICAL APPLICATION


2-Tone FFT, $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ and 69 MHz


## ABSOLUTG MAXIMUM RATINGS (Notes 1, 2)

| Supply Voltages ( $\mathrm{V}_{\mathrm{DD}}, \mathrm{OV}_{\mathrm{DD}}$ ).....................-0.3V to 2 V | Dig |
| :---: | :---: |
| Analog Input Voltage ( $\mathrm{AIN}^{+}, \mathrm{A}_{\text {IN }}{ }^{-}$, | Operating Temperature Range |
| PAR/SER, SENSE) (Note 3).........-0.3V to ( $\left.\mathrm{V}_{\mathrm{DD}}+0.2 \mathrm{~V}\right)$ | LTC2145C, LTC2144C, LTC2143C........... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Digital Input Voltage (ENC+, ENC${ }^{-}$, $\overline{\mathrm{SS}}$, | LTC2145I, LTC2144I, LTC21431...........-40 ${ }^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| SDI, SCK) (Note 4).............................-0.3V to 3.9V | Storage Temperature Range................ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| ( O (Note 4) ....................................-0.3V to 3.9V |  |

## PIn CONFIGURATIONS

| FULL RATE CMOS OUTPUT MODE <br> TOP VIEW | DOUBLE DATA RATE CMOS OUTPUT MODE <br> TOP VIEW |
| :---: | :---: |

## PIn CONFIGURATIONS

## DOUBLE DATA RATE LVDS OUTPUT MODE



## ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING* | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LTC2145CUP-12\#PBF | LTC2145CUP-12\#TRPBF | LTC2145UP-12 | $64-$ Lead $(9 \mathrm{~mm} \times 9 \mathrm{~mm})$ Plastic QFN | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC2145IUP-12\#PBF | LTC2145IUP-12\#TRPBF | LTC2145UP-12 | $64-$ Lead $(9 \mathrm{~mm} \times 9 \mathrm{~mm})$ Plastic QFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC2144CUP-12\#PBF | LTC2144CUP-12\#TRPBF | LTC2144UP-12 | $64-$ Lead $(9 \mathrm{~mm} \times 9 \mathrm{~mm})$ Plastic QFN | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC2144IUP-12\#PBF | LTC2144IUP-12\#TRPBF | LTC2144UP-12 | $64-$ Lead $(9 \mathrm{~mm} \times 9 \mathrm{~mm})$ Plastic QFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC2143CUP-12\#PBF | LTC2143CUP-12\#TRPBF | LTC2143UP-12 | $64-$ Lead $(9 \mathrm{~mm} \times 9 \mathrm{~mm})$ Plastic QFN | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC2143IUP-12\#PBF | LTC2143IUP-12\#TRPBF | LTC2143UP-12 | $64-$ Lead $(9 \mathrm{~mm} \times 9 \mathrm{~mm})$ Plastic QFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on non-standard lead based finish parts.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

3

CONV RRTER $^{\text {CHARACTERISTICS }}$ The e denotes the speciications which apply over the tull operating
temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 5)

| PARAMETER | CONDITIONS |  | LTC2145-12 |  |  | LTC2144-12 |  |  | LTC2143-12 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Resolution (No Missing Codes) |  | $\bullet$ | 12 |  |  | 12 |  |  | 12 |  |  | Bits |
| Integral Linearity Error | Differential Analog Input (Note 6) | $\bullet$ | -0.9 | $\pm 0.3$ | 0.9 | -0.9 | $\pm 0.3$ | 0.9 | -0.9 | $\pm 0.3$ | 0.9 | LSB |
| Differential Linearity Error | Differential Analog Input | $\bullet$ | -0.5 | $\pm 0.1$ | 0.5 | -0.5 | $\pm 0.1$ | 0.5 | -0.5 | $\pm 0.1$ | 0.5 | LSB |
| Offset Error | (Note 7) | $\bullet$ | -9 | $\pm 1.5$ | 9 | -9 | $\pm 1.5$ | 9 | -9 | $\pm 1.5$ | 9 | mV |
| Gain Error | Internal Reference External Reference | $\bullet$ | -2.1 | $\begin{array}{r}  \pm 1.5 \\ -0.5 \end{array}$ | 0.8 | -1.7 | $\begin{aligned} & \pm 1.5 \\ & -0.3 \end{aligned}$ | 1.1 | -1.7 | $\begin{aligned} & \pm 1.5 \\ & -0.3 \end{aligned}$ | 1.1 | $\begin{aligned} & \hline \% \mathrm{FS} \\ & \% \mathrm{FS} \end{aligned}$ |
| Offset Drift |  |  |  | $\pm 10$ |  |  | $\pm 10$ |  |  | $\pm 10$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Full-Scale Drift | Internal Reference External Reference |  |  | $\begin{aligned} & \pm 30 \\ & \pm 10 \end{aligned}$ |  |  | $\begin{aligned} & \pm 30 \\ & \pm 10 \end{aligned}$ |  |  | $\begin{aligned} & \pm 30 \\ & \pm 10 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| Gain Matching |  |  |  | $\pm 0.2$ |  |  | $\pm 0.2$ |  |  | $\pm 0.2$ |  | \%FS |
| Offset Matching |  |  |  | $\pm 1.5$ |  |  | $\pm 1.5$ |  |  | $\pm 1.5$ |  | mV |
| Transition Noise |  |  |  | 0.31 |  |  | 0.32 |  |  | 0.30 |  | $\mathrm{LSB}_{\text {RMS }}$ |

A円fLOG InPUT The e denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 5)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIN | Analog Input Range ( $\mathrm{IIN}^{+}-\mathrm{A}_{\text {IN }}{ }^{-}$) | $1.7 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}<1.9 \mathrm{~V}$ | $\bullet$ |  | 1 to 2 |  | $V_{\text {P-P }}$ |
| $\underline{\mathrm{VIN}(\mathrm{CM})}$ | Analog Input Common Mode ( $\left.\mathrm{AIN}^{+}+\mathrm{AIN}^{-}\right) / 2$ | Differential Analog Input (Note 8) | $\bullet$ | 0.7 | $V_{\text {CM }}$ | 1.25 | V |
| $\mathrm{V}_{\text {SENSE }}$ | External Voltage Reference Applied to SENSE | External Reference Mode | $\bullet$ | 0.625 | 1.250 | 1.300 | V |
| I INCM | Analog Input Common Mode Current | Per Pin, 125Msps Per Pin, 105Msps Per Pin, 80Msps |  |  | $\begin{aligned} & 155 \\ & 130 \\ & 100 \end{aligned}$ |  | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\underline{\text { IN1 }}$ | Analog Input Leakage Current (No Encode) | $0<\mathrm{AIN}^{+}, \mathrm{AIN}^{-}<\mathrm{V}_{\text {DD }}$ | $\bullet$ | -1.5 |  | 1.5 | $\mu \mathrm{A}$ |
| $1{ }_{1 \times 2}$ | PAR/SER Input Leakage Current | $0<\mathrm{PAR} / \overline{\mathrm{SER}}<\mathrm{V}_{\mathrm{DD}}$ | $\bullet$ | -3 |  | 3 | $\mu \mathrm{A}$ |
| $1{ }^{\text {IN3 }}$ | SENSE Input Leakage Current | 0.625 < SENSE < 1.3 V | $\bullet$ | -3 |  | 3 | $\mu \mathrm{A}$ |
| $\mathrm{tap}^{\text {a }}$ | Sample-and-Hold Acquisition Delay Time |  |  |  | 0 |  | ns |
| $\mathrm{t}_{\text {JITER }}$ | Sample-and-Hold Acquisition Delay Jitter | Single-Ended Encode Differential Encode |  |  | $\begin{aligned} & \hline 0.08 \\ & 0.10 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{pS}_{\mathrm{RMS}} \\ & \text { pS } \mathrm{S}_{\mathrm{RMS}} \\ & \hline \end{aligned}$ |
| CMRR | Analog Input Common Mode Rejection Ratio |  |  |  | 80 |  | dB |
| BW-3B | Full-Power Bandwidth | Figure 6 Test Circuit |  |  | 750 |  | MHz |

DYПAMIC ACCURACY The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$. (Note 5)

| SYMBOL | PARAMETER | CONDITIONS |  | LTC2145-12 |  |  | LTC2144-12 |  |  | LTC2143-12 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| SNR | Signal-to-Noise Ratio | 5MHz Input 70MHz Input 140MHz Input | $\bullet$ | 69.4 | $\begin{aligned} & 70.6 \\ & 70.5 \\ & 70.3 \end{aligned}$ |  | 69.2 | $\begin{aligned} & 70.5 \\ & 70.4 \\ & 70.2 \end{aligned}$ |  | 69.6 | $\begin{aligned} & 70.8 \\ & 70.7 \\ & 70.5 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dBFS} \\ & \text { dBFS } \\ & \text { dBFS } \end{aligned}$ |
| SFDR | Spurious Free Dynamic Range 2nd Harmonic | 5 MHz Input 70MHz Input 140MHz Input | $\bullet$ | 76 | $\begin{aligned} & 89 \\ & 88 \\ & 84 \end{aligned}$ |  | 77 | $\begin{aligned} & 89 \\ & 88 \\ & 84 \end{aligned}$ |  | 78 | $\begin{aligned} & 89 \\ & 88 \\ & 84 \end{aligned}$ |  | $\begin{aligned} & \text { dBFS } \\ & \text { dBFS } \\ & \text { dBFS } \end{aligned}$ |
|  | Spurious Free Dynamic Range 3rd Harmonic | 5MHz Input 70MHz Input 140MHz Input | $\bullet$ | 79 | $\begin{aligned} & \hline 89 \\ & 88 \\ & 84 \end{aligned}$ |  | 79 | $\begin{aligned} & \hline 89 \\ & 88 \\ & 84 \end{aligned}$ |  | 80 | $\begin{aligned} & \hline 89 \\ & 88 \\ & 84 \end{aligned}$ |  | $\begin{aligned} & \text { dBFS } \\ & \text { dBFS } \\ & \text { dBFS } \end{aligned}$ |
|  | Spurious Free Dynamic Range 4th Harmonic or Higher | 5MHz Input 70MHz Input 140MHz Input | $\bullet$ | 84 | $\begin{aligned} & 95 \\ & 95 \\ & 95 \end{aligned}$ |  | 84 | $\begin{aligned} & 95 \\ & 95 \\ & 95 \end{aligned}$ |  | 84 | $\begin{aligned} & 95 \\ & 95 \\ & 95 \end{aligned}$ |  | $\begin{aligned} & \text { dBFS } \\ & \text { dBFS } \\ & \text { dBFS } \end{aligned}$ |
| S/(N+D) | Signal-to-Noise Plus Distortion Ratio | 5MHz Input 70MHz Input 140MHz Input | $\bullet$ | 69 | $\begin{gathered} 70.5 \\ 70.4 \\ 70 \end{gathered}$ |  | 68.9 | $\begin{aligned} & 70.4 \\ & 70.3 \\ & 69.9 \end{aligned}$ |  | 69.4 | $\begin{aligned} & 70.7 \\ & 70.6 \\ & 70.2 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dBFS} \\ & \text { dBFS } \\ & \text { dBFS } \end{aligned}$ |
|  | Crosstalk | 10MHz Input |  |  | -110 |  |  | -110 |  |  | -110 |  | dBC |

InTERחAL REFEREПCE CHARACTERISTICS
The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$. (Note 5)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {CM }}$ Output Voltage | $\mathrm{I}_{\text {OUT }}=0$ | $0.5 \cdot \mathrm{~V}_{\mathrm{DD}}-25 \mathrm{mV}$ | $0.5 \cdot \mathrm{~V}_{\mathrm{DD}}$ | $0.5 \cdot V_{D D}+25 \mathrm{mV}$ | V |
| $V_{\text {CM }}$ Output Temperature Drift |  |  | $\pm 25$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| $V_{\text {CM }}$ Output Resistance | $-600 \mu \mathrm{~A}$ < $\mathrm{I}_{\text {OUT }}<1 \mathrm{~mA}$ |  | 4 |  | $\Omega$ |
| $V_{\text {REF }}$ Output Voltage | $\mathrm{I}_{\text {OUT }}=0$ | 1.225 | 1.250 | 1.275 | V |
| $\mathrm{V}_{\text {REF }}$ Output Temperature Drift |  |  | $\pm 25$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| $V_{\text {REF }}$ Output Resistance | $-400 \mu \mathrm{~A}<\mathrm{I}_{\text {OUT }}<1 \mathrm{~mA}$ |  | 7 |  | $\Omega$ |
| $V_{\text {REF }}$ Line Regulation | $1.7 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}<1.9 \mathrm{~V}$ |  | 0.6 |  | $\mathrm{mV} / \mathrm{V}$ |

DIGITAL InPUTS AחD OUTPUTS The e denotes the specifications which apply vere the full operating
temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 5)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ENCODE INPUTS (ENC+, ENC ${ }^{-}$) |  |  |  |  |  |  |  |
| Differential Encode Mode (ENC- Not Tied to GND) |  |  |  |  |  |  |  |
| $V_{\text {ID }}$ | Differential Input Voltage | (Note 8) | $\bullet$ | 0.2 |  |  | V |
| VICM | Common Mode Input Voltage | Internally Set Externally Set (Note 8) | $\bullet$ | 1.1 | 1.2 | 1.6 | V |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage Range | ENC ${ }^{+}$, ENC ${ }^{-}$to GND | $\bullet$ | 0.2 |  | 3.6 | V |
| R | Input Resistance | (See Figure 10) |  |  | 10 |  | k $\Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | (Note 8) |  |  | 3.5 |  | pF |

Single-Ended Encode Mode (ENC- Tied to GND)

| $V_{I H}$ | High Level Input Voltage | $V_{D D}=1.8 \mathrm{~V}$ | $\bullet$ | 1.2 | V |
| :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low Level Input Voltage | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ | $\bullet$ | 0.6 | V |
| $\mathrm{~V}_{\mathrm{IN}}$ | Input Voltage Range | ENC + to GND | $\bullet$ | 0 | 3.6 |
| $\mathrm{R}_{\mathrm{IN}}$ | Input Resistance | (See Figure 11) |  | V |  |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | (Note 8) |  | 30 | $\mathrm{k} \Omega$ |

DIGITAL INPUTS ( $\overline{C S}$, SDI, SCK in Serial or Parallel Programming Mode. SDO in Parallel Programming Mode)

| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ | $\bullet$ | 1.3 | V |
| :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low Level Input Voltage | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ | $\bullet$ |  | 0.6 |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ to 3.6 V | $\bullet$ | -10 | 10 |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | (Note 8) |  | $\mu \mathrm{A}$ |  |

## SDO OUTPUT (Serial Programming Mode. Open-Drain Output. Requires 2ks Pull-Up Resistor if SDO is Used)

| $\mathrm{R}_{\text {OL }}$ | Logic Low Output Resistance to GND | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}, \mathrm{SDO}=0 \mathrm{~V}$ |  | 200 | $\Omega$ |
| :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{I}_{\text {OH }}$ | Logic High Output Leakage Current | SDO = 0V to 3.6V | $\bullet$ | -10 | $\mu \mathrm{~A}$ |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | (Note 8) |  | 10 | pF |

## DIGITAL DATA OUTPUTS (CMOS MODES: FULL DATA RATE AND DOUBLE DATA RATE)

$\mathrm{OV}_{\mathrm{DD}}=1.8 \mathrm{~V}$

| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\mathrm{I}_{0}=-500 \mu \mathrm{~A}$ | $\bullet$ | 1.750 | 1.790 | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{~V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{I}_{0}=500 \mu \mathrm{~A}$ | $\bullet$ | 0.010 | 0.050 | V |

## $0 \mathrm{~V}_{\mathrm{DD}}=1.5 \mathrm{~V}$

| $V_{O H}$ | High Level Output Voltage | $\mathrm{I}_{0}=-500 \mu \mathrm{~A}$ | 1.488 | V |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{~V}_{0 \mathrm{~L}}$ | Low Level Output Voltage | $\mathrm{I}_{0}=500 \mu \mathrm{~A}$ | 0.010 | V |

$0 \mathrm{~V}_{D D}=1.2 \mathrm{~V}$

| $\mathrm{V}_{O H}$ | High Level Output Voltage | $\mathrm{I}_{0}=-500 \mu \mathrm{~A}$ | 1.185 | V |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{~V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{I}_{0}=500 \mu \mathrm{~A}$ | 0.010 | V |

DIGITAL DATA OUTPUTS (LVDS MODE)
$\left.\begin{array}{l|l|l|l|l|c|c}\hline V_{O D} & \text { Differential Output Voltage } & 100 \Omega \text { Differential Load, } 3.5 \mathrm{~mA} \text { Mode } & \bullet & 247 & 350 & 454 \\ & & 100 \Omega \text { Differential Load, } 1.75 \mathrm{~mA} \text { Mode }\end{array}\right)$

POUGR REQUIREME円TS The • denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 9)


CMOS Output Modes: Full Data Rate and Double Data Rate

| $\mathrm{V}_{\mathrm{DD}}$ | Analog Supply Voltage | (Note 10) | $\bullet$ | 1.7 | 1.8 | 1.9 | 1.7 | 1.8 | 1.9 | 1.7 | 1.8 | 1.9 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\underline{O V}$ | Output Supply Voltage | (Note 10) | $\bullet$ | 1.1 | 1.8 | 1.9 | 1.1 | 1.8 | 1.9 | 1.1 | 1.8 | 1.9 | V |
| $I_{\text {VDD }}$ | Analog Supply Current | DC Input Sine Wave Input | $\bullet$ |  | $\begin{aligned} & \hline 101.5 \\ & 102.2 \end{aligned}$ | 112 |  | $\begin{aligned} & 79.8 \\ & 80.3 \end{aligned}$ | 89 |  | $\begin{aligned} & 60.4 \\ & 60.9 \end{aligned}$ | 68 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| IOVDD | Digital Supply Current | Sine Wave Input, $\mathrm{OV}_{\mathrm{DD}}=1.2 \mathrm{~V}$ |  |  | 7.3 |  |  | 6.2 |  |  | 4.7 |  | mA |
| $\mathrm{P}_{\text {DISS }}$ | Power Dissipation | DC Input <br> Sine Wave Input, $\mathrm{OV}_{\mathrm{DD}}=1.2 \mathrm{~V}$ | $\bullet$ |  | $\begin{aligned} & 183 \\ & 193 \end{aligned}$ | 202 |  | $\begin{aligned} & 144 \\ & 152 \end{aligned}$ | 161 |  | $\begin{aligned} & 109 \\ & 115 \end{aligned}$ | 123 | $\begin{gathered} \mathrm{mW} \\ \mathrm{~mW} \end{gathered}$ |

## LVDS Output Mode

| $V_{D D}$ | Analog Supply Voltage | (Note 10) | $\bullet$ | 1.7 | 1.8 | 1.9 | 1.7 | 1.8 | 1.9 | 1.7 | 1.8 | 1.9 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{OV}_{\mathrm{DD}}$ | Output Supply Voltage | (Note 10) | $\bullet$ | 1.7 | 1.8 | 1.9 | 1.7 | 1.8 | 1.9 | 1.7 | 1.8 | 1.9 | V |
| $I_{V D D}$ | Analog Supply Current | Sine Input, 1.75mA Mode Sine Input, 3.5mA Mode | $\bullet$ |  | $\begin{aligned} & \hline 103.4 \\ & 104.6 \end{aligned}$ | 119 |  | $\begin{aligned} & 81.6 \\ & 82.8 \end{aligned}$ | 94 |  | $\begin{aligned} & 62.1 \\ & 63.4 \end{aligned}$ | 73 | mA mA |
| IOVDD | Digital Supply Current $\left(0 V_{D D}=1.8 \mathrm{~V}\right)$ | Sine Input, 1.75 mA Mode Sine Input, 3.5mA Mode | $\bullet$ |  | $\begin{aligned} & \hline 30.6 \\ & 57.9 \end{aligned}$ | 69 |  | $\begin{aligned} & 30.3 \\ & 57.6 \end{aligned}$ | 68 |  | $\begin{aligned} & 30.1 \\ & 57.3 \end{aligned}$ | 68 | mA mA |
| $\mathrm{P}_{\text {DISS }}$ | Power Dissipation | Sine Input, 1.75mA Mode Sine Input, 3.5mA Mode | $\bullet$ |  | $\begin{aligned} & 241 \\ & 293 \end{aligned}$ | 339 |  | $\begin{aligned} & 201 \\ & 253 \end{aligned}$ | 292 |  | $\begin{aligned} & 166 \\ & 217 \end{aligned}$ | 254 | mW mW |

## All Output Modes

| $\mathrm{P}_{\text {SLEEP }}$ | Sleep Mode Power |  | 1 | 1 | 1 | mW |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{P}_{\text {NAP }}$ | Nap Mode Power |  | 16 | 16 | 16 | mW |
| $\mathrm{P}_{\text {DIFFCLK }}$ | Power Increase with Differential Encode Mode Enabled <br> (No increase for Nap or Sleep Modes) | 20 | 20 | 20 | mW |  |

TIIIInG CHARACTERISTICS The e denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 5)

| SYMBOL | PARAMETER | CONDITIONS |  |  | LTC2145-12 |  |  | LTC2144-12 |  |  | LTC2143-12 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| fs | Sampling Frequency | (Note 10) |  | $\bullet$ | 1 |  | 125 | 1 |  | 105 | 1 |  | 80 | MHz |
| $t_{L}$ | ENC Low Time (Note 8) | Duty Cycle Stabilizer Off Duty Cycle Stabilizer On |  |  | $\begin{gathered} 3.8 \\ 2 \end{gathered}$ | $\begin{aligned} & 4 \\ & 4 \end{aligned}$ | $\begin{aligned} & 500 \\ & 500 \end{aligned}$ | $\begin{gathered} 4.52 \\ 2 \end{gathered}$ | $\begin{aligned} & 4.76 \\ & 4.76 \end{aligned}$ | $\begin{aligned} & 500 \\ & 500 \end{aligned}$ | $\begin{gathered} 5.93 \\ 2 \end{gathered}$ | $\begin{aligned} & 6.25 \\ & 6.25 \end{aligned}$ | $\begin{aligned} & 500 \\ & 500 \end{aligned}$ | ns ns |
| $\mathrm{t}_{\mathrm{H}}$ | ENC High Time (Note 8) | Duty Cycle Stabilizer Off Duty Cycle Stabilizer On |  |  | $\begin{gathered} 3.8 \\ 2 \end{gathered}$ | $\begin{aligned} & 4 \\ & 4 \end{aligned}$ | $\begin{aligned} & 500 \\ & 500 \end{aligned}$ | $\begin{gathered} 4.52 \\ 2 \end{gathered}$ | $\begin{aligned} & 4.76 \\ & 4.76 \end{aligned}$ | $\begin{aligned} & 500 \\ & 500 \end{aligned}$ | $\begin{gathered} 5.93 \\ 2 \end{gathered}$ | $\begin{aligned} & 6.25 \\ & 6.25 \end{aligned}$ | $\begin{aligned} & 500 \\ & 500 \end{aligned}$ | ns ns |
| $t_{\text {AP }}$ | Sample-and-Hold Acquisition Delay Time |  |  |  |  | 0 |  |  | 0 |  |  | 0 |  | ns |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SYMBOL | PARAMETER |  | CONDITION |  |  |  |  |  | MIN |  | TYP |  |  | UNITS |
| Digital Data Outputs (CMOS Modes: Full Data Rate and Double Data Rate) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{D}}$ | ENC to Data Delay |  | $C_{L}=5 p F$ (Note 8) |  |  |  |  | $\bullet$ | 1.1 |  | 1.7 |  |  | ns |
| ${ }_{\text {t }}$ | ENC to CLKOUT Delay |  | $C_{L}=5 p F($ Note 8) |  |  |  |  | $\bullet$ | 1 |  | 1.4 |  |  | ns |
| $\mathrm{t}_{\text {SKEW }}$ | DATA to CLKOUT Skew |  | $\mathrm{t}_{\mathrm{D}}$ - $\mathrm{t}_{\mathrm{C}}$ (Note 8) |  |  |  |  | $\bullet$ | 0 |  | 0.3 |  |  | ns |
|  | Pipeline Latency |  | Full Data Rate Mode Double Data Rate Mode |  |  |  |  |  |  |  | $\begin{gathered} 6 \\ 6.5 \end{gathered}$ |  |  | Cycles Cycles |

TIMING CHARACTERISTICS The o denotes the specifications which apply vere the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 5)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Digital Data Outputs (LVDS Mode) |  |  |  |  |  |  |  |
| $t_{D}$ | ENC to Data Delay | $C_{L}=5 \mathrm{pF}$ (Note 8) | $\bullet$ | 1.1 | 1.8 | 3.2 | ns |
| $\mathrm{t}_{6}$ | ENC to CLKOUT Delay | $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ (Note 8) | $\bullet$ | 1 | 1.5 | 2.7 | ns |
| tSKEW | DATA to CLKOUT Skew | $\mathrm{t}_{\mathrm{D}}-\mathrm{t}_{\mathrm{C}}$ (Note 8) | $\bullet$ | 0 | 0.3 | 0.6 | ns |
|  | Pipeline Latency |  |  |  | 6.5 |  | Cycles |
| SPI Port Timing (Note 8) |  |  |  |  |  |  |  |
| tsck | SCK Period | Write Mode Readback Mode, $\mathrm{C}_{\text {SDO }}=20 \mathrm{pF}$, RPULLuP $=2 \mathrm{k}$ | $\bullet$ | $\begin{gathered} 40 \\ 250 \end{gathered}$ |  |  | ns <br> ns |
| $\mathrm{t}_{5}$ | $\overline{\text { CS }}$ to SCK Setup Time |  | $\bullet$ | 5 |  |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | SCK to $\overline{\mathrm{CS}}$ Setup Time |  | $\bullet$ | 5 |  |  | ns |
| $\mathrm{t}_{\mathrm{DS}}$ | SDI Setup Time |  | $\bullet$ | 5 |  |  | ns |
| $t_{\text {DH }}$ | SDI Hold Time |  | $\bullet$ | 5 |  |  | ns |
| $\mathrm{t}_{\mathrm{DO}}$ | SCK Falling to SDO Valid | Readback Mode, $\mathrm{C}_{\text {SDO }}=20 \mathrm{pF}, \mathrm{R}_{\text {PULLUP }}=2 \mathrm{k}$ | $\bullet$ |  |  | 125 | ns |

Note 1: Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: All voltage values are with respect to GND with GND and OGND shorted (unless otherwise noted).
Note 3: When these pin voltages are taken below GND or above $V_{D D}$, they will be clamped by internal diodes. This product can handle input currents of greater than 100 mA below $G N D$ or above $V_{D D}$ without latchup.
Note 4: When these pin voltages are taken below GND they will be clamped by internal diodes. When these pin voltages are taken above $V_{D D}$ they will not be clamped by internal diodes. This product can handle input currents of greater than 100 mA below GND without latchup.
Note 5: $V_{D D}=0 V_{D D}=1.8 \mathrm{~V}, \mathrm{f}_{\text {SAMPLE }}=125 \mathrm{MHz}($ LTC2145 $), 105 \mathrm{MHz}$ (LTC2144), or 80MHz (LTC2143), LVDS outputs, differential ENC ${ }^{+} /$ENC $^{-}=$ $2 \mathrm{~V}_{\text {P-p }}$ sine wave, input range $=2 \mathrm{~V}_{\text {P-p }}$ with differential drive, unless otherwise noted.

Note 6: Integral nonlinearity is defined as the deviation of a code from a best fit straight line to the transfer curve. The deviation is measured from the center of the quantization band.
Note 7: Offset error is the offset voltage measured from -0.5 LSB when the output code flickers between 000000000000 and 111111111111 in 2's complement output mode.
Note 8: Guaranteed by design, not subject to test.
Note 9: $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}, \mathrm{f}_{\text {SAMPLE }}=125 \mathrm{MHz}$ (LTC2145), 105MHz (LTC2144), or 80MHz (LTC2143), CMOS outputs, ENC $^{+}=$single-ended 1.8 V square wave, $\mathrm{ENC}^{-}=0 \mathrm{~V}$, input range $=2 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ with differential drive, 5 pF load on each digital output unless otherwise noted. The supply current and power dissipation specifications are totals for the entire IC, not per channel.
Note 10: Recommended operating conditions.

## TYPICAL PERFORMANCE CHARACTERISTICS



LTC2145-12: 64k Point FFT,
$\mathrm{f}_{\mathrm{IN}}=30 \mathrm{MHz},-1 \mathrm{dBFS}, 125 \mathrm{Msps}$


FFT, $\mathrm{f}_{\mathrm{IN}}=69 \mathrm{MHz}, 70 \mathrm{MHz}$, -7dBFS, 125Msps


LTC2145-12: Differential Non-Linearity (DNL)


LTC2145-12: 64k Point FFT,
$\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz},-1 \mathrm{dBFS}, 125 \mathrm{Msps}$


LTC2145-12: Shorted Input Histogram


LTC2145-12: 64k Point FFT, $\mathfrak{f}_{\text {IN }}=$ $5 \mathrm{MHz},-1 \mathrm{dBFS}$, 125Msps


LTC2145-12: 64k Point FFT, $\mathrm{f}_{\mathrm{IN}}=140 \mathrm{MHz},-1 \mathrm{dBFS}, 125 \mathrm{Msps}$


LTC2145-12: SNR vs Input Frequency, -1dBFS, 125Msps, $2 V$ Range


LTC2145-12: 2nd, 3rd Harmonic vs Input Frequency, -1dBFS, 125Msps, 2V Range


LTC2145-12: IVDD vs Sample
Rate, 5 MHz , -1dBFS Sine Wave Input on Each Channel


## LTC2144-12: Integral

Non-Linearity (INL)


LTC2145-12: 2nd, 3rd Harmonic vs Input Frequency, -1dBFS, 125Msps, 1V Range


LTC2145-12: $\mathrm{IO}_{\text {vdd }}$ vs Sample
Rate, $5 \mathrm{MHz},-1 \mathrm{dBFS}$, Sine Wave on Each Input


LTC2144-12: Differential Non-Linearity (DNL)


LTC2145-12: SFDR vs Input Level, $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}, 125 \mathrm{Msps}, 2 \mathrm{~V}$ Range


21454312 G12

LTC2145-12: SNR vs SENSE, $\mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz},-1 \mathrm{dBFS}$


21454312 G15

LTC2144-12: 64k Point FFT, $\mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz},-1 \mathrm{dBFS}, 105 \mathrm{Msps}$

$21454312 \mathrm{G18}$
21454312 fa

## TYPICAL PERFORMANCE CHARACTERISTICS



LTC2144-12: 64k Point 2-Tone
FFT, $\mathrm{f}_{\mathrm{IN}}=69 \mathrm{MHz}, 70 \mathrm{MHz}$,
-7dBFS, 105Msps


LTC2144-12: 2nd, 3rd Harmonic vs Input Frequency, -1dBFS, 105Msps, 2V Range


LTC2144-12: 64k Point FFT,
$\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz},-1 \mathrm{dBFS}, 105 \mathrm{Msps}$


LTC2144-12: Shorted Input Histogram


LTC2144-12: 2nd, 3rd Harmonic vs Input Frequency, -1dBFS, 105Msps, 1V Range


LTC2144-12: 64k Point FFT,
$\mathrm{f}_{\mathrm{IN}}=140 \mathrm{MHz},-1 \mathrm{dBFS}, 105 \mathrm{Msps}$


LTC2144-12: SNR vs Input Frequency, -1dBFS, 105Msps, 2V Range


LTC2144-12: SFDR vs Input Level, $f_{\mathrm{IN}}=70 \mathrm{MHz}, 105 \mathrm{Msps}, 2 \mathrm{~V}$ Range


## TYPICAL PERFORMANCG CHARACTERISTICS

LTC2144-12: IvDD vs Sample Rate, 5 MHz , -1dBFS Sine Wave Input on Each Channel


LTC2143-12: Integral Non-Linearity (INL)


LTC2143-12: 64k Point FFT,
$\mathrm{f}_{\mathrm{IN}}=30 \mathrm{MHz},-1 \mathrm{dBFS}, 80 \mathrm{Msps}$


LTC2144-12: $10_{\text {vdd }}$ vs Sample
Rate, 5 MHz , -1dBFS, Sine Wave on Each Input


LTC2143-12: Differential Non-Linearity (DNL)


LTC2143-12: 64k Point FFT, $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz},-1 \mathrm{dBFS}, 80 \mathrm{Msps}$


LTC2144-12: SNR vs SENSE, $\mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz},-1 \mathrm{dBFS}$


LTC2143-12: 64k Point FFT, $\mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz},-1 \mathrm{dBFS}, 80 \mathrm{Msps}$


LTC2143-12: 64k Point FFT, $\mathrm{f}_{\mathrm{IN}}=140 \mathrm{MHz},-1 \mathrm{dBFS}, 80 \mathrm{Msps}$


## TYPICAL PERFORMANCE CHARACTERISTICS

LTC2143-12: 64k Point 2-Tone FFT, $\mathrm{f}_{\mathrm{IN}}=69 \mathrm{MHz}, 70 \mathrm{MHz},-7 \mathrm{dBFS}$, 80Msps


LTC2143-12: 2nd, 3rd Harmonic vs Input Frequency, -1dBFS, 80Msps, 2V Range


LTC2143-12: Ivdd vs Sample
Rate, 5MHz, -1dBFS Sine Wave Input on Each Input


LTC2143-12: Shorted Input Histogram


LTC2143-12: 2nd, 3rd Harmonic vs Input Frequency, -1dBFS, 80Msps, 1V Range


LTC2143-12: 10 vDD vs Sample Rate, $5 \mathrm{MHz},-1 \mathrm{dBFS}$, Sine Wave on Each Channel


LTC2143-12: SNR vs Input Frequency, -1dBFS, 80Msps, 2V Range


LTC2143-12: SFDR vs Input Level, $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$, 80Msps, 2V Range


21454312 G42

LTC2143-12: SNR vs SENSE, $\mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz},-1 \mathrm{dBFS}$


## PIn functions

## PINS THAT ARE THE SAME FOR ALL DIGITAL OUTPUT MODES

$V_{D D}$ (Pins 1, 16, 17, 64): Analog Power Supply, 1.7V to 1.9 V . Bypass to ground with $0.1 \mu \mathrm{~F}$ ceramic capacitors. Adjacent pins can share a bypass capacitor.

VCM1 (Pin2): Common Mode Bias Output, Nominally Equal to $\mathrm{V}_{\mathrm{DD}} / 2$. $\mathrm{V}_{\mathrm{CM} 1}$ should be used to bias the common mode of the analog inputs to channel 1 . Bypass to ground with a $0.1 \mu \mathrm{~F}$ ceramic capacitor.
GND (Pins 3, 6, 14): ADC Power Ground.
AlN1 $^{+}$(Pin 4): Channel 1 Positive Differential Analog Input.
$\mathrm{A}_{\mathrm{IN1}^{-}}{ }^{-}$(Pin 5): Channel 1 Negative Differential Analog Input.
REFH (Pins 7, 9): ADC High Reference. See the Applications Information section for recommended bypassing circuits for REFH and REFL.

REFL (Pins 8, 10): ADC Low Reference. See the Applications Information section for recommended bypassing circuits for REFH and REFL.

PAR/SER (Pin11): Programming Mode Selection Pin. Connect to ground to enable the serial programming mode. $\overline{C S}$, SCK, SDI, SDO become a serial interface that control the A/D operating modes. Connect to $V_{D D}$ to enable the parallel programming mode where $\overline{\mathrm{CS}}, \mathrm{SCK}, \mathrm{SDI}, \mathrm{SDO}$ become parallel logic inputs that control a reduced set of the A/D operating modes. PAR/SER should be connected directly to ground or $V_{D D}$ and not be driven by a logic signal.
AIN2 $^{+}$(Pin 12): Channel 2 Positive Differential Analog Input.
$A_{\text {IN2 }}{ }^{-}$(Pin 13): Channel 2 Negative Differential Analog Input.
$V_{\text {CM2 }}$ (Pin 15): Common Mode Bias Output, Nominally Equal to $\mathrm{V}_{\mathrm{DD}} / 2$. $\mathrm{V}_{\mathrm{CM} 2}$ should be used to bias the common mode of the analog inputs to channel 2. Bypass to ground with a $0.1 \mu \mathrm{~F}$ ceramic capacitor.
ENC ${ }^{+}$(Pin 18): Encode Input. Conversion starts on the rising edge.

ENC- (Pin 19): Encode Complement Input. Conversion starts on the falling edge. Tie to GND for single-ended encode mode.
$\overline{\mathrm{CS}}$ (Pin 20): In Serial Programming Mode, (PAR/SER $=$ OV), $\overline{\mathrm{CS}}$ Is the Serial Interface Chip Select Input. When $\overline{\mathrm{CS}}$ is low, SCK is enabled for shifting data on SDI into the mode control registers. In the parallel programming mode $\left(P A R / \overline{S E R}=V_{D D}\right), \overline{\mathrm{CS}}$ controls the clock duty cycle stabilizer (See Table 2). $\overline{\mathrm{CS}}$ can be driven with 1.8 V to 3.3V logic.

SCK (Pin 21): In Serial Programming Mode, (PAR/ $\overline{\text { SER }}=$ OV), SCK Is the Serial Interface Clock Input. In the parallel programming mode ( $\mathrm{PAR} / \overline{\mathrm{SER}}=\mathrm{V}_{\mathrm{DD}}$ ), SCK controls the digital output mode (see Table 2). SCK can be driven with 1.8 V to 3.3 V logic.

SDI (Pin 22): In Serial Programming Mode, (PAR/ $\overline{\mathrm{SER}}=$ OV), SDI Is the Serial Interface Data Input. Data on SDI is clocked into the mode control registers on the rising edge of SCK. In the parallel programming mode (PAR/SER = $V_{D D}$ ), SDI can be used together with SDO to power down the part (see Table 2). SDI can be driven with 1.8 V to 3.3V logic.

OGND (Pin 41): Output Driver Ground. Must be shorted to the ground plane by a very low inductance path. Use multiple vias close to the pin.
OV ${ }_{\text {DD }}$ (Pin 42): Output Driver Supply. Bypass to ground with a $0.1 \mu \mathrm{~F}$ ceramic capacitor.
SDO (Pin 61): In Serial Programming Mode, (PAR/作 $=0 \mathrm{~V}$ ), SDO Is the Optional Serial Interface Data Output. Data on SDO is read back from the mode control registers and can be latched on the falling edge of SCK. SDO is an open-drain NMOS output that requires an external 2 k pull-up resistor to $1.8 \mathrm{~V}-3.3 \mathrm{~V}$. If read back from the mode control registers is not needed, the pull-up resistor is not necessary and SDO can be left unconnected. In the parallel programming mode (PAR/ $\overline{S E R}=V_{D D}$ ), SDO can be used together with SDI to power down the part (see Table 2). When used as an input, SDO can be driven with 1.8 V to 3.3 V logic through a 1 k series resistor.
$\mathbf{V}_{\text {REF }}$ (Pin 62): Reference Voltage Output. Bypass to ground with a $2.2 \mu \mathrm{~F}$ ceramic capacitor. The output voltage is nominally 1.25 V .

## PIn fUnCTIONS

SENSE (Pin 63): Reference Programming Pin. Connecting SENSE to $V_{D D}$ selects the internal reference and $a \pm 1$ input range. Connecting SENSE to ground selects the internal reference and a $\pm 0.5 \mathrm{~V}$ input range. An external reference between 0.625 V and 1.3 V applied to SENSE selects an input range of $\pm 0.8 \bullet V_{\text {SENSE }}$.
Ground (Exposed Pad Pin 65): The exposed pad must be soldered to the PCB ground.
DNC* (Pins 23, 24, 25, 26, 43, 44, 45, 46): These pins are shorted to GND inside the package. For most applications they should be left unconnected. For pin compatibility with the 14-bit LTC2145-14 or the 16-bit LTC2185 they can be connected as digital outputs to make the bus width 14 or 16 bits.

## FULL RATE CMOS OUTPUT MODE

## All Pins Below Have CMOS Output Levels (OGND to OV ${ }_{D D}$ )

D2_0 to D2_11 (Pins 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38): Channel 2 Digital Outputs. D2_11 is the MSB.
CLKOUT${ }^{-}$(Pin 39): Inverted Version of CLKOUT ${ }^{+}$.
CLKOUT+ (Pin 40): Data Output Clock. The digital outputs normally transition at the same time as the falling edge of CLKOUT ${ }^{+}$. The phase of CLKOUT ${ }^{+}$can also be delayed relative to the Digital Outputs by programming the mode control registers.

D1_0 to D1_11 (Pins 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58): Channel 1 Digital Outputs. D1_11 is the MSB.

OF2 (Pin59): Channel2 Over/Underflow Digital Output. OF2 is high when an overflow or underflow has occurred.

OF1 (Pin 60): Channel 1 Over/Underflow Digital Output. OF1 is high when an overflow or underflow has occurred.

## DOUBLE DATA RATE CMOS OUTPUT MODE

## All Pins Below Have CMOS Output Levels (OGND to OV DD )

D2_0_1 to D2_10_11 (Pins 28, 30, 32, 34, 36, 38): Channel 2 Double Data Rate Digital Outputs. Two data bits are multiplexed onto each output pin. The even data
bits (D0, D2, D4, D6, D8, D10) appear when CLKOUT+ is Iow. The odd data bits (D1, D3, D5, D7, D9, D11) appear when CLKOUT+ is high.
DNC (Pins 27, 29, 31, 33, 35, 37, 47, 49, 51, 53, 55, 57, 59): Do not connect these pins.

CLKOUT${ }^{-}$(Pin 39): Inverted Version of CLKOUT ${ }^{+}$.
CLKOUT ${ }^{+}$(Pin 40): Data Output Clock. The Digital Outputs normally transition at the same time as the falling and rising edges of CLKOUT ${ }^{+}$. The phase of CLKOUT ${ }^{+}$can also be delayed relative to the Digital Outputs by programming the mode control registers.

D1_0_1 to D1_10_11 (Pins 48, 50, 52, 54, 56, 58): Channel 1 Double Data Rate Digital Outputs. Two data bits are multiplexed onto each output pin. The even data bits (D0, D2, D4, D6, D8, D10) appear when CLKOUT+ is Iow. The odd data bits (D1, D3, D5, D7, D9, D11) appear when CLKOUT+ is high.

OF2_1 (Pin 60): Over/Underflow Digital Output. OF2_1 is high when an overflow or underflow has occurred. The over/under flow for both channels are multiplexed onto this pin. Channel 2 appears when CLKOUT+ is low, and Channel 1 appears when CLKOUT+ is high.

## DOUBLE DATA RATE LVDS OUTPUT MODE

All Pins Below Have LVDS Output Levels. The Output Current Level Is Programmable. There Is an Optional Internal 100 Termination Resistor Between the Pins of Each LVDS Output Pair.
D2_0_1-/D2_0_1+toD2_10_11-/D2_10_11+ (Pins 27/28, 29/30, 31/32, 33/34, 35/36, 37/38): Channel 2 Double Data Rate Digital Outputs. Two data bits are multiplexed onto each differential output pair. The even data bits (D0, D2, D4, D6, D8, D10) appear when CLKOUT+ is low. The odd data bits (D1, D3, D5, D7, D9, D11) appear when CLKOUT+ is high.
CLKOUT $^{-/ C L K O U T+}$ (Pins 39/40): Data Output Clock. The digital outputs normally transition at the same time as the falling and rising edges of CLKOUT ${ }^{+}$. The phase of CLKOUT ${ }^{+}$can also be delayed relative to the digital outputs by programming the mode control registers.

## PIn functions

D1_0_1 ${ }^{-/ D 1 \_0 \_1+}{ }^{+}$to D1_10_11-/D1_10_11+ $($Pins 47/48, 49/50, 51/52, 53/54, 55/56, 57/58): Channel 1 Double Data Rate Digital Outputs. Two data bits are multiplexed onto each differential output pair. The even data bits (D0, D2, D4, D6, D8, D10) appear when CLKOUT+ is low. The odd data bits (D1, D3, D5, D7, D9, D11) appear when CLKOUT+ is high.

OF2_1/OF2_1+ (Pins 59/60): Over/Underflow Digital Output. OF2_1+ is high when an overflow or underflow has occurred. The over/under flow for both channels are multiplexed onto this pin. Channel 2 appears when CLKOUT ${ }^{+}$is low, and Channel 1 appears when CLKOUT ${ }^{+}$ is high.

## fUnCTIONAL BLOCK DIAGRAM



Figure 1. Functional Block Diagram

## timing DIAGRAmS

Full Rate CMOS Output Mode Timing
All Outputs Are Single-Ended and Have CMOS Levels


## timing diagrams

Double Data Rate CMOS Output Mode Timing
All Outputs Are Single-Ended and Have CMOS Levels


## timing DIAGRAmS



SPI Port Timing (Readback Mode)


SPI Port Timing (Write Mode)


## APPLICATIONS InFORMATION

## CONVERTER OPERATION

The LTC2145-12/LTC2144-12/LTC2143-12 are low power, two-channel, 12-bit, 125Msps/105Msps/80Msps A/D converters that are powered by a single 1.8 V supply. The analog inputs should be driven differentially. The encode input can be driven differentially, or single ended for lower power consumption. The digital outputs can be CMOS, double data rate CMOS (to halve the number of output lines), or double data rate LVDS (to reduce digital noise in the system.) Many additional features can be chosen by programming the mode control registers through a serial SPI port.

## ANALOG INPUT

The analog inputs are differential CMOS sample-and-hold circuits (Figure 2). The inputs should be driven differentially around a common mode voltage set by the $\mathrm{V}_{\mathrm{CM} 1}$ or $\mathrm{V}_{\mathrm{CM} 2}$ output pins, which are nominally $\mathrm{V}_{\mathrm{DD}} / 2$. For the 2 V input range, the inputs should swing from $\mathrm{V}_{\mathrm{CM}}-0.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CM}}+0.5 \mathrm{~V}$. There should be $180^{\circ}$ phase difference between the inputs.


Figure 2. Equivalent Input Circuit. Only One of the Two Analog Channels Is Shown

The two channels are simultaneously sampled by a shared encode circuit (Figure 2).

## Single-Ended Input

For applications less sensitive to harmonic distortion, the $\mathrm{A}_{\text {IN }}{ }^{+}$input can be driven single-ended with a $1 \mathrm{~V}_{\text {P-p }}$ signal centered around $\mathrm{V}_{\mathrm{CM}}$. The $\mathrm{A}_{\mathrm{IN}^{-}}{ }^{-}$input should be connected to $V_{C M}$ and the $V_{C M}$ bypass capacitor should be increased to $2.2 \mu \mathrm{~F}$. With a single-ended input the harmonic distortion and INL will degrade, but the noise and DNL will remain unchanged.

## INPUT DRIVE CIRCUITS

## Input Filtering

If possible, there should be an RC lowpass filter right at the analog inputs. This lowpass filter isolates the drive circuitry from the A/D sample-and-hold switching, and also limits wideband noise from the drive circuitry. Figure 3 shows an example of an input RC filter. The RC component values should be chosen based on the application's input frequency.

## Transformer Coupled Circuits

Figure 3 shows the analog input being driven by an RF transformer with a center-tapped secondary. The center tap is biased with $V_{C M}$, setting the $A / D$ input at its optimal DC level. At higher input frequencies a transmission line balun transformer (Figure 4 to Figure 6) has better balance, resulting in lower A/D distortion.


Figure 3. Analog Input Circuit Using a Transformer. Recommended for Input Frequencies from 5 MHz to 70 MHz

## APPLICATIONS INFORMATION

## Amplifier Circuits

Figure 7 shows the analog input being driven by a high speed differential amplifier. The output of the amplifier is ACcoupled to the A/D so the amplifier's output common mode voltage can be optimally set to minimize distortion.

At very high frequencies an RF gain block will often have lower distortion than a differential amplifier. If the gain block is single-ended, then a transformer circuit (Figure 4 to Figure 6) should convert the signal to differential before driving the $A / D$.


Figure 4. Recommended Front-End Circuit for Input Frequencies from 5 MHz to 150 MHz


T1: MA/COM MABA-007159-000000
T2: COILCRAFT WBC1-1TL
RESISTORS, CAPACITORS ARE 0402 PACKAGE SIZE
Figure 5. Recommended Front-End Circuit for Input Frequencies from 150 MHz to 250 MHz

## Reference

The LTC2145-12/LTC2144-12/LTC2143-12 has an internal 1.25 V voltage reference. For a 2 V input range using the internal reference, connect SENSE to $V_{D D}$. For a 1 V input range using the internal reference, connect SENSE to ground. For a 2 V input range with an external reference, apply a 1.25 V reference voltage to SENSE (Figure 9).
The input range can be adjusted by applying a voltage to SENSE that is between 0.625 V and 1.30 V . The input range will then be $1.6 \bullet \vee_{\text {SENSE }}$.
The $\mathrm{V}_{\text {REF, }}$ REFH and REFL pins should be bypassed as shown in Figure 8. A low inductance $2.2 \mu \mathrm{~F}$ interdigitated capacitor is recommended for the bypass between REFH and REFL. This type of capacitor is available at a low cost from multiple suppliers.


Figure 6. Recommended Front-End Circuit for Input Frequencies Above 250MHz


Figure 7. Front-End Circuit Using a High Speed Differential Amplifier

## APPLICATIONS InFORMATION



Figure 8a. Reference Circuit
Alternatively, C1 can be replaced by a standard $2.2 \mu \mathrm{~F}$ capacitor between REFH and REFL (see Figure 8b). The capacitors should be as close to the pins as possible (not on the back side of the circuit board).
Figure 8c and Figure 8d show the recommended circuit board layout for the REFH/REFL bypass capacitors. Note that in Figure 8c, every pin of the interdigitated capacitor (C1) is connected since the pins are not internally connected


CAPACITORS ARE 0402 PACKAGE SIZE
Figure 8b. Alternative REFH/REFL Bypass Circuit
in some vendors' capacitors. In Figure 8d the REFH and REFL pins are connected by short jumpers in an internal layer. To minimize the inductance of these jumpers they can be placed in a small hole in the GND plane on the second board layer.


Figure 8c. Recommended Layout for the REFH/REFL Bypass Circuit in Figure 8a


Figure 8d. Recommended Layout for the REFH/REFL Bypass Circuit in Figure 8b


Figure 9. Using an External 1.25V Reference

## Encode Input

The signal quality of the encode inputs strongly affects the $A / D$ noise performance. The encode inputs should be treated as analog signals - do not route them next to digital traces on the circuit board. There are two modes of operation for the encode inputs: the differential encode mode (Figure 10), and the single-ended encode mode (Figure 11).
The differential encode mode is recommended for sinusoidal, PECL, or LVDS encode inputs (Figure 12 and Figure 13). The encode inputs are internally biased to 1.2 V

## APPLICATIONS InFORMATION



Figure 10. Equivalent Encode Input Circuit for Differential Encode Mode


Figure 11. Equivalent Encode Input Circuit for Single-Ended Encode Mode


Figure 12. Sinusoidal Encode Drive


Figure 13. PECL or LVDS Encode Drive
through $10 \mathrm{k} \Omega$ equivalent resistance. The encode inputs can be taken above $\mathrm{V}_{\mathrm{DD}}$ (up to 3.6 V ), and the common mode range is from 1.1 V to 1.6 V . In the differential encode mode, ENC- should stay at least 200 mV above ground to avoid falsely triggering the single ended encode mode. For good jitter performance ENC ${ }^{+}$and ENC ${ }^{-}$should have fast rise and fall times.

The single-ended encode mode should be used with CMOS encode inputs. To select this mode, ENC- is connected to ground and ENC ${ }^{+}$is driven with a square wave encode input. ENC ${ }^{+}$can be taken above $\mathrm{V}_{\text {DD }}$ (up to 3.6 V ) so 1.8V to 3.3V CMOS logic levels can be used. The ENC ${ }^{+}$ threshold is 0.9 V . For good jitter performance ENC ${ }^{+}$should have fast rise and fall times. If the encode signal is turned off or drops below approximately 500 kHz , the A/D enters nap mode.

## Clock Duty Cycle Stabilizer

For good performance the encode signal should have a $50 \%( \pm 5 \%)$ duty cycle. If the optional clock duty cycle stabilizer circuit is enabled, the encode duty cycle can vary from $30 \%$ to $70 \%$ and the duty cycle stabilizer will maintain a constant $50 \%$ internal duty cycle. If the encode signal changes frequency, the duty cycle stabilizer circuit requires one hundred clock cycles to lock onto the input clock. The duty cycle stabilizer is enabled by mode control register A2 (serial programming mode), or by $\overline{\mathrm{CS}}$ (parallel programming mode).
For applications where the sample rate needs to be changed quickly, the clock duty cycle stabilizer can be disabled. If the duty cycle stabilizer is disabled, care should be taken to make the sampling clock have a $50 \%( \pm 5 \%)$ duty cycle. The duty cycle stabilizer should not be used below 5Msps.

## DIGITAL OUTPUTS

## Digital Output Modes

The LTC2145-12/LTC2144-12/LTC2143-12 can operate in three digital output modes: full rate CMOS, double data rate CMOS (to halve the number of output lines), or double data rate LVDS (to reduce digital noise in the system.) The output mode is set by mode control register A3 (serial

## APPLICATIONS InFORMATION

programming mode), or by SCK (parallel programming mode). Note that double data rate CMOS cannot be selected in the parallel programming mode.

## Full Rate CMOS Mode

In full rate CMOS mode the data outputs (D1_0 to D1_11 and D2_0 to D2_11), overflow (OF2, OF1), and the data output clocks (CLKOUT ${ }^{+}$, CLKOUT ${ }^{-}$) have CMOS output levels. The outputs are powered by OV ${ }_{D D}$ and OGND which are isolated from the $A / D$ core power and ground. $O V_{D D}$ can range from 1.1 V to 1.9 V , allowing 1.2 V through 1.8 V CMOS logic outputs.

For good performance the digital outputs should drive minimal capacitive loads. If the load capacitance is larger than 10 pF a digital buffer should be used.

## Double Data Rate CMOS Mode

In double data rate CMOS mode, two data bits are multiplexed and output on each data pin. This reduces the number of digital lines by thirteen, simplifying board routing and reducing the number of input pins needed to receive the data. The data outputs (D1_0_1, D1_2_3, D1_4_5, D1_6_7, D1_8_9, D1_10_11, D2_0_1, D2_2_3, D2_4_5, D2_6_7, D2_8_9, D2_10_11, overflow (OF2_1), and the data output clocks (CLKOUT ${ }^{+}$, CLKOUT $^{-}$) have CMOS output levels. The outputs are powered by $\mathrm{OV}_{D D}$ and OGND which are isolated from the A/D core power and ground. $0 V_{D D}$ can range from 1.1 V to 1.9 V , allowing 1.2 V through 1.8 V CMOS logic outputs. Note that the overflow for both ADC channels is multiplexed onto the OF2_1 pin.

For good performance the digital outputs should drive minimal capacitive loads. If the load capacitance is larger than 10 pF a digital buffer should be used.
When using double data rate CMOS at sample rates above 100Msps the SNR may degrade slightly, about 0.1dB to 0.3 dB depending on load capacitance and board layout.

## Double Data Rate LVDS Mode

In double data rate LVDS mode, two data bits are multiplexed and output on each differential output
pair. There are six LVDS output pairs per ADC channel (D1_0_1+/D1_0_1-through D1_10_11+/D1_10_11- and D2_0_1+/D2_0_1- through D2_10_11+/D2_10_11-) for the digital output data. Overflow (OF2_1+/OF2_1-) and the data output clock (CLKOUT+/CLKOUT- ) each have an LVDS output pair. Note that the overflow for both ADC channels is multiplexed onto the OF2_1+/OF2_1- output pair.

By default the outputs are standard LVDS levels: 3.5 mA output current and a 1.25 V output common mode voltage. An external $100 \Omega$ differential termination resistor is required for each LVDS output pair. The termination resistors should be located as close as possible to the LVDS receiver.

The outputs are powered by $O V_{D D}$ and OGND which are isolated from the $A / D$ core power and ground. In LVDS mode, $\mathrm{OV}_{\mathrm{DD}}$ must be 1.8 V .

## Programmable LVDS Output Current

In LVDS mode, the default output driver current is 3.5 mA . This current can be adjusted by serially programming mode control register A3. Available current levels are 1.75 mA , $2.1 \mathrm{~mA}, 2.5 \mathrm{~mA}, 3 \mathrm{~mA}, 3.5 \mathrm{~mA}, 4 \mathrm{~mA}$ and 4.5 mA .

## Optional LVDS Driver Internal Termination

In most cases using just an external $100 \Omega$ termination resistor will give excellent LVDS signal integrity. In addition, an optional internal $100 \Omega$ termination resistor can be enabled by serially programming mode control register A3. The internal termination helps absorb any reflections caused by imperfect termination at the receiver. When the internal termination is enabled, the output driver current is doubled to maintain the same output voltage swing.

## Overflow Bit

The overflow output bit outputs a logic high when the analog input is either overranged or underranged. The overflow bit has the same pipeline latency as the data bits. In full rate CMOS mode each ADC channel has its own overflow pin (OF1 for channel 1, OF2 for channel 2). In DDR CMOS or DDR LVDS mode the overflow for both ADC channels is multiplexed onto the OF2_1 output.

# LTC2145-12/ <br> LTC2144-12/LTC2143-12 

## APPLICATIONS INFORMATION

## Phase Shifting the Output Clock

In full rate CMOS mode the data output bits normally change at the same time as the falling edge of CLKOUT+, so the rising edge of CLKOUT+ can be used to latch the output data. In double data rate CMOS and LVDS modes the data output bits normally change at the same time as the falling and rising edges of CLKOUT+. To allow adequate set-up and hold time when latching the data, the CLKOUT+ ${ }^{+}$ signal may need to be phase shifted relative to the data output bits. Most FPGAs have this feature; this is generally the best place to adjust the timing.

The LTC2145-12/LTC2144-12/LTC2143-12 can also phase shift the CLKOUT $^{+} /$CLKOUT ${ }^{-}$signals by serially programming mode control register A2. The output clock can be shifted by $0^{\circ}, 45^{\circ}, 90^{\circ}$, or $135^{\circ}$. To use the phase shifting feature the clock duty cycle stabilizer must be turned on. Another control register bit can invert the polarity of CLKOUT+ and CLKOUT ${ }^{-}$, independently of the phase shift. The combination of these two features enables phase shifts of $45^{\circ}$ up to $315^{\circ}$ (Figure 14).

## DATA FORMAT

Table 1 shows the relationship between the analog input voltage, the digital data output bits and the overflow bit. By default the output data format is offset binary. The 2's complement format can be selected by serially programming mode control register A4.

Table 1. Output Codes vs Input Voltage

| $A_{I_{N}+}-A_{I N}^{-}$ <br> (2V RANGE) | OF | D11-DO <br> (OFFSET BINARY) | D11-DO <br> (2's COMPLEMENT) |
| :--- | :---: | :--- | :--- |
| $>+1.000000 \mathrm{~V}$ | 1 | 111111111111 | 011111111111 |
| +0.999512 V | 0 | 111111111111 | 011111111111 |
| +0.999024 V | 0 | 111111111110 | 011111111110 |
| +0.000488 V | 0 | 100000000001 | 000000000001 |
| 0.000000 V | 0 | 100000000000 | 000000000000 |
| -0.000488 V | 0 | 011111111111 | 11111111111 |
| -0.000976 V | 0 | 011111111110 | 111111111110 |
| -0.999512 V | 0 | 000000000001 | 100000000001 |
| -1.000000 V | 0 | 000000000000 | 100000000000 |
| $\leq-1.000000 \mathrm{~V}$ | 1 | 000000000000 | 100000000000 |



Figure 14. Phase Shifting CLKOUT

## APPLICATIONS InFORMATION

## Digital Output Randomizer

Interference from the A/D digital outputs is sometimes unavoidable.Digital interference may be from capacitive or inductive coupling or coupling through the ground plane. Even a tiny coupling factor can cause unwanted tones in the ADC output spectrum. By randomizing the digital output before it is transmitted off chip, these unwanted tones can be randomized which reduces the unwanted tone amplitude.
The digital output is randomized by applying an exclusiveOR logic operation between the LSB and all other data output bits. To decode, the reverse operation is applied; an exclusive-OR operation is applied between the LSB and all other bits. The LSB, OF and CLKOUT outputs are not affected. The output randomizer is enabled by serially programming mode control register A4.

## Alternate Bit Polarity

Another feature that reduces digital feedback on the circuit board is the alternate bit polarity mode. When this mode is enabled, all of the odd bits (D1, D3, D5, D7, D9, D11) are inverted before the output buffers. The even bits (D0, D2, D4, D6, D8, D10), OF and CLKOUT are not affected. This can reduce digital currents in the circuit board ground plane and reduce digital noise, particularly for very small analog input signals.

When there is a very small signal at the input of the $A / D$ that is centered around mid-scale, the digital outputs toggle between mostly 1's and mostly 0's. This simultaneous switching of most of the bits will cause large currents in the ground plane. By inverting every other bit, the alternate bit polarity mode makes half of the bits transition high while half of the bits transition low. This cancels current flow in the ground plane, reducing the digital noise.

The digital output is decoded at the receiver by inverting the odd bits (D1, D3, D5, D7, D9, D11). The alternate bit polarity mode is independent of the digital output randomizer - either, both or neither function can be on at the same time. The alternate bit polarity mode is enabled by serially programming mode control register A4.


Figure 15. Functional Equivalent of Digital Output Randomizer


Figure 16. Unrandomizing a Randomized Digital Output Signal

## APPLICATIONS INFORMATION

## Digital Output Test Patterns

To allow in-circuit testing of the digital interface to the $A / D$, there are several test modes that force the $A / D$ data outputs (OF, D11-D0) to known values:

## All 1s: All outputs are 1

All 0s: All outputs are 0
Alternating: Outputs change from all 1 s to all 0 s on alternating samples.
Checkerboard: Outputs change from 1010101010101 to 0101010101010 on alternating samples.

The digital output test patterns are enabled by serially programming mode control register A4. When enabled, the Test Patterns override all other formatting modes: 2's complement, randomizer, alternate bit polarity.

## Output Disable

The digital outputs may be disabled by serially programming mode control register A3. All digital outputs including OFand CLKOUT aredisabled. Thehigh-impedance disabled state is intended for in-circuit testing or long periods of inactivity - it is too slow to multiplex a data bus between multiple converters at full speed. When the outputs are disabled both channels should be put into either sleep or nap mode.

## Sleep and Nap Modes

The A/D may be placed in sleep or nap modes to conserve power. In sleep mode the entire device is powered down, resulting in 1 mW power consumption. The amount of time required to recover from sleep mode depends on the size of the bypass capacitors on $V_{\text {REF, }}$ REFH, and REFL. For the suggested values in Fig. 8, the A/D will stabilize after 2 ms .

In nap mode the A/D core is powered down while the internal reference circuits stay active, allowing faster wakeup than from sleep mode. Recovering from nap mode requires at least 100 clock cycles. If the application demands very accurate DC settling then an additional $50 \mu \mathrm{~s}$ should be allowed so the on-chip references can settle from the
slight temperature shift caused by the change in supply current as the A/D leaves nap mode. Either channel 2 or both channels can be placed in nap mode; it is not possible to have channel 1 in nap mode and channel 2 operating normally.
Sleep mode and nap mode are enabled by mode control register A1 (serial programming mode), or by SDI and SDO (parallel programming mode).

## DEVICE PROGRAMMING MODES

The operating modes of the LTC2145-12/LTC2144-12/ LTC2143-12 can be programmed by either a parallel interface or a simple serial interface. The serial interface has more flexibility and can program all available modes. The parallel interface is more limited and can only program some of the more commonly used modes.

## Parallel Programming Mode

To use the parallel programming mode, PAR/SER should be tied to $\mathrm{V}_{\mathrm{DD}}$. The $\overline{\mathrm{CS}}, \mathrm{SCK}, \mathrm{SDI}$ and SDO pins are binary logic inputs that set certain operating modes. These pins can be tied to $\mathrm{V}_{\mathrm{DD}}$ or ground, or driven by $1.8 \mathrm{~V}, 2.5 \mathrm{~V}$, or 3.3V CMOS logic. When used as an input, SDO should be driven through a 1 k series resistor. Table 2 shows the modes set by $\overline{\mathrm{CS}}, \mathrm{SCK}, \mathrm{SDI}$ and SDO.

Table 2. Parallel Programming Mode Control Bits $\left(P A R / S E R=V_{D D}\right)$

| PIN | DESCRIPTION |
| :--- | :--- |
| CS | Clock Duty Cycle Stabilizer Control Bit |
|  | $0=$ Clock Duty Cycle Stabilizer Off |
|  | $1=$ Clock Duty Cycle Stabilizer On |
| SCK | Digital Output Mode Control Bit |
|  | $0=$ Full Rate CMOS Output Mode |
|  | $1=$ Double Data Rate LVDS Output Mode |
|  | (3.5mA LVDS Current, Internal Termination Off) |
| SDI/SDO | Power Down Control Bit |
|  | $00=$ Normal Operation |
|  | $01=$ Channel 1 in Normal Operation, Channel 2 in Nap Mode |
|  | $10=$ Channel 1 and Channel 2 in Nap Mode |
|  | $11=$ Sleep Mode (Entire Device Powered Down) |

## APPLICATIONS InFORMATION

## Serial Programming Mode

To use the serial programming mode, PAR/ $\overline{\mathrm{SER}}$ should be tied to ground. The $\overline{C S}$, SCK, SDI and SDO pins become a serial interface that program the $A / D$ mode control registers. Data is written to a register with a 16-bit serial word. Data can also be read back from a register to verify its contents.

Serial data transfer starts when $\overline{\mathrm{CS}}$ is taken low. The data on the SDI pin is latched at the first 16 rising edges of SCK. Any SCK rising edges after the first 16 are ignored. The data transfer ends when $\overline{\mathrm{CS}}$ is taken high again.

The first bit of the 16 -bit input word is the $R / \bar{W}$ bit. The next seven bits are the address of the register (A6:AO). The final eight bits are the register data (D7:D0).
If the $R / \bar{W}$ bit is low, the serial data ( $D 7: D 0$ ) will be written to the register set by the address bits (A6:AO). If the $R / \bar{W}$ bit is high, data in the register set by the address bits (A6:AO) will be read back on the SDO pin (see the timing diagrams). During a read back command the register is not updated and data on SDI is ignored.

The SDO pin is an open drain output that pulls to ground with a $200 \Omega$ impedance. If register data is read back through SDO, an external 2 k pull-up resistor is required. If serial data is only written and read back is not needed, then SDO can be left floating and no pull-up resistor is needed.

Table 3 shows a map of the mode control registers.

## Software Reset

If serial programming is used, the mode control registers should be programmed as soon as possible after the power supplies turn on and are stable. The first serial command must be a software reset which will reset all register data bits to logic 0 . To perform a software reset, bit D7 in the reset register is written with a logic 1. After the reset SPI write command is complete, bit D7 is automatically set back to zero.

## GROUNDING AND BYPASSING

The LTC2145-12/LTC2144-12/LTC2143-12 requires a printed circuit board with a clean unbroken ground plane. A multilayer board with an internal ground plane in the first layer beneath the ADC is recommended. Layout for the printed circuit board should ensure that digital and analog signal lines are separated as much as possible. In particular, care should be taken not to run any digital track alongside an analog signal track or underneath the ADC.

High quality ceramic bypass capacitors should be used at the $\mathrm{V}_{\mathrm{DD}}, \mathrm{O}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{CM}}, \mathrm{V}_{\mathrm{REF}}$, REFH and REFL pins. Bypass capacitors must be located as close to the pins as possible. Size 0402 ceramic capacitors are recommended. The traces connecting the pins and bypass capacitors must be kept short and should be made as wide as possible.
Of particular importance is the capacitor between REFH and REFL. This capacitor should be on the same side of the circuit board as the $A / D$, and as close to the device as possible.

The analog inputs, encode signals, and digital outputs should not be routed next to each other. Ground fill and grounded vias should be used as barriers to isolate these signals from each other.

## HEAT TRANSFER

Most of the heat generated by the LTC2145-12/LTC2144-12/ LTC2143-12 is transferred from the die through the bottomside exposed pad and package leads onto the printed circuit board. For good electrical and thermal performance, the exposed pad must be soldered to a large grounded pad on the PC board. This pad should be connected to the internal ground planes by an array of vias.
.

## APPLICATIONS INFORMATION

Table 3. Serial Programming Mode Register Map (PAR/SER = GND)
REGISTER AO: RESET REGISTER (ADDRESS OOh)

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESET | X | X | X | X | X | X | X |
| Bit 7 | RESET Software Reset Bit |  |  |  |  |  |  |
|  | 0 = Not Used |  |  |  |  |  |  |
|  | 1 = Software Reset. All Mode Control Registers Are Reset to 00h. The ADC Is Momentarily Placed in SLEEP Mode. This Bit Is Automatically Set Back to Zero at the End of the SPI write command. The Reset Register Is Write-only. Data Read Back from the Reset Register Will Be Random. |  |  |  |  |  |  |
| Bits 6-0 | Unused, Don't Care Bits. |  |  |  |  |  |  |

REGISTER A1: POWER-DOWN REGISTER (ADDRESS 01h)

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | X | X | X | X | PWROFF1 | PWROFF0 |

Bits 7-2 Unused, Don't Care Bits.
Bits 1-0 PWROFF1:PWROFFO Power Down Control Bits
$00=$ Normal Operation
01 = Channel 1 in Normal Operation, Channel 2 in Nap Mode
$10=$ Channel 1 and Channel 2 in Nap Mode
11 = Sleep Mode
REGISTER A2: TIMING REGISTER (ADDRESS 02h)

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $X$ | $X$ | $X$ | $X$ | CLKINV | CLKPHASE1 | CLKPHASE0 | DCS |

Bits 7-4 Unused, Don't Care Bits.
Bit 3 CLKINV Output Clock Invert Bit
$0=$ Normal CLKOUT Polarity (As Shown in the Timing Diagrams)
1 = Inverted CLKOUT Polarity
Bits 2-1 CLKPHASE1:CLKPHASEO Output Clock Phase Delay Bits
$00=$ No CLKOUT Delay (As Shown in the Timing Diagrams)
$01=$ CLKOUT $^{+} /$CLKOUT ${ }^{-}$Delayed by $45^{\circ}$ (Clock Period • 1/8)
$10=$ CLKOUT + /CLKOUT ${ }^{-}$Delayed by $90^{\circ}$ (Clock Period • 1/4)
11 = CLKOUT ${ }^{+} /$CLKOUT ${ }^{-}$Delayed by $135^{\circ}$ (Clock Period • 3/8)
Note: If the CLKOUT Phase Delay Feature Is Used, the Clock Duty Cycle Stabilizer Must Also Be Turned On
Bit 0
DCS Clock Duty Cycle Stabilizer Bit
$0=$ Clock Duty Cycle Stabilizer Off
1 = Clock Duty Cycle Stabilizer On

## APPLICATIONS INFORMATION

REGISTER A3: OUTPUT MODE REGISTER (ADDRESS 03h)


REGISTER A4: DATA FORMAT REGISTER (ADDRESS 04h)


## TYPICAL APPLICATIONS



Silkscreen Top


Top Side

LTC2145-12/
LTC2144-12/LTC2143-12

## TYPICAL APPLICATIONS



Inner Layer 2 GND


Inner Layer 3

## TYPICAL APPLICATIONS



Inner Layer 4


Inner Layer 5 Power

LTC2145-12/
LTC2144-12/LTC2143-12

## TYPICAL APPLICATIONS



## TYPICAL APPLICATIONS



PACKAGE DESCRIPTION
Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.


## revision history

| REV | DATE | DESCRIPTION | PAGE NUMBER |
| :---: | :---: | :--- | :---: |
| A | $07 / 12$ | Corrected Channel 1 Data Bus (D1_*) Pin Description to state "Channel 1" | 16 |

Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

## TYPICAL APPLICATION



2-Tone FFT, $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ and 69 MHz


## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| ADCs |  |  |
| LTC2185/LTC2184/ LTC2183 | 16-Bit, 125Msps/105Msps/80Msps 1.8V Dual ADCs | 370mW/308mW/200mW, 76.8dB SNR, 90dB SFDR, DDR LVDS/DDR CMOS/CMOS Outputs, $9 \mathrm{~mm} \times 9 \mathrm{~mm}$ QFN-64 |
| $\begin{aligned} & \text { LTC2145-14/LTC2144-14/ } \\ & \text { LTC2143-14 } \end{aligned}$ | 14-Bit, 125Msps/105Msps/80Msps 1.8V/ Dual ADCs | $190 \mathrm{~mW} / 160 \mathrm{~mW} / 120 \mathrm{~mW}, 73 \mathrm{~dB}$ SNR, 90 dB SFDR, DDR LVDS/DDR CMOS/CMOS Outputs, $9 \mathrm{~mm} \times 9 \mathrm{~mm}$ QFN-64 |
| $\begin{aligned} & \text { LTC2259-14/LTC2260-14/ } \\ & \text { LTC2261-14 } \end{aligned}$ | 14-Bit, 80Msps/105Msps/125Msps 1.8V ADCs, Ultralow Power | 89mW/106mW/127mW, 73.4dB SNR, 85dB SFDR, DDR LVDS/DDR CMOS/CMOS Outputs, $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ QFN-40 |
| LTC2262-14 | 14-Bit, 150Msps 1.8V ADC, Ultralow Power | 149mW, 72.8dB SNR, 88dB SFDR, DDR LVDS/DDR CMOS/CMOS Outputs, $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ QFN-40 |
| $\begin{aligned} & \text { LTC2266-14/LTC2267-14/ } \\ & \text { LTC2268-14 } \end{aligned}$ | 14-Bit, 80Msps/105Msps/125Msps 1.8V Dual ADCs, Ultralow Power | $216 \mathrm{~mW} / 250 \mathrm{~mW} / 293 \mathrm{~mW}$, 73.4dB SNR, 85dB SFDR, Serial LVDS Outputs, $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ QFN-40 |
| $\begin{aligned} & \text { LTC2266-12/LTC2267-12/ } \\ & \text { LTC2268-12 } \end{aligned}$ | 12-Bit, 80Msps/105Msps/125Msps 1.8V Dual ADCs, Ultralow Power | $216 \mathrm{~mW} / 250 \mathrm{~mW} / 293 \mathrm{~mW}, 70.5 \mathrm{~dB}$ SNR, 85dB SFDR, Serial LVDS Outputs, $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ QFN-40 |
| RF Mixers/Demodulators |  |  |
| LTC5517 | 40MHz to 900MHz Direct Conversion Quadrature Demodulator | High IIP3: 21dBm at 800MHz, Integrated LO Quadrature Generator |
| LTC5557 | 400MHz to 3.8 GHz High Linearity Downconverting Mixer | 23.7 dBm IIP3 at $2.6 \mathrm{GHz}, 23.5 \mathrm{dBm}$ IIP3 at $3.5 \mathrm{GHz}, \mathrm{NF}=13.2 \mathrm{~dB}, 3.3 \mathrm{~V}$ Supply Operation, Integrated Transformer |
| LTC5575 | 800MHz to 2.7GHz Direct Conversion Quadrature Demodulator | High IIP3: 28dBm at 900MHz, Integrated LO Quadrature Generator, Integrated RF and LO Transformer |
| Amplifiers/Filters |  |  |
| LTC6412 | 800MHz, 31dB Range, Analog-Controlled Variable Gain Amplifier | Continuously Adjustable Gain Control, 35dBm OIP3 at 240MHz, 10dB Noise Figure, $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ QFN-24 |
| $\begin{aligned} & \text { LTC6605-7/LTC6605-10/ } \\ & \text { LTC6605-14 } \end{aligned}$ | Dual Matched 7MHz/10MHz/14MHz Filters with ADC Drivers | Dual Matched 2nd Order Lowpass Filters with Differential Drivers, Pin-Programmable Gain, $6 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN-22 |
| Signal Chain Receivers |  |  |
| LTM9002 | 14-Bit Dual Channel IF/Baseband Receiver Subsystem | Integrated High Speed ADC, Passive Filters and Fixed Gain Differential Amplifiers |
|  |  | 21454312fa |
| LinearTechnology Corporation <br> 1630 McCarthy Blvd., Milpitas, CA 95035-7417 <br> from Arrow.com. <br> (408) 432-1900 • FAX: (408) 434-0507 • www.linear.com |  | LT 0712 REV A • PRINTED IN USA $\triangle$ LIMEAR <br> © LINEAR TECHNOLOGY CORPORATION 2011 |

