

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



8-Mbit (512K words × 16-bit) Static RAM with Error-Correcting Code (ECC)

Features

■ Ultra-low standby current

Typical standby current: 5.5 μA

Maximum standby current: 16 μA

■ High speed: 45 ns

■ Voltage range: 2.2 V to 3.6 V

■ Embedded Error-Correcting Code (ECC) for single-bit error

correction

■ 1.0 V data retention

■ Transistor-transistor logic (TTL) compatible inputs and outputs

Available in Pb-free 48-ball VFBGA and 48-pin TSOP I packages

Functional Description

CY62157H is a high-performance CMOS low-power (MoBL) SRAM device with Embedded Error-Correcting Code. ECC logic can detect and correct single bit error in accessed location.

This device is offered in dual chip enable option. Dual chip enable $\underline{\text{dev}}$ ices are accessed by asserting both chip enable inputs – $\overline{\text{CE}}_1$ as LOW and $\overline{\text{CE}}_2$ as HIGH.

 $\overline{\text{Data}}$ writes are performed by asserting the Write Enable input (WE LOW), and providing the data and address on device data (I/O₀ through I/O₁₅) and address (A₀ through A₁₈) pins respectively. The Byte High/Low Enable (BHE, BLE) inputs control byte writes, and write data on the corresponding I/O lines to the memory location specified. BHE controls I/O₈ through I/O₁₅ and BLE controls I/O₀ through I/O₇.

Data reads are performed by asserting the Output Enable (\overline{OE}) input and providing the required address on the address lines. Read data is accessible on I/O lines (I/O $_0$ through I/O $_{15}$). Byte accesses can be performed by asserting the required byte enable signal (BHE, BLE) to read either the upper byte or the lower byte of data from the specified address location.

All I/Os (I/O₀ through I/O₁₅) are p<u>lace</u>d in a high impedance state when the device is deselected ($\overline{\text{CE}}_1$ HIGH / $\overline{\text{CE}}_2$ LOW for <u>dual chip</u> enable device), or control signals are de-asserted ($\overline{\text{OE}}$, $\overline{\text{BLE}}$, $\overline{\text{BHE}}$).

These devices also have a unique "Byte Power down" feature, where, if both the Byte Enables (BHE and BLE) are disabled, the devices seamlessly switch to standby mode irrespective of the state of the chip enable(s), thereby saving power.

The CY62157H device is available in a Pb-free 48-ball VFBGA and 48-pin TSOP I packages. The logic block diagram is on page 2.

Product Portfolio


	Features and					Power Di	issipation			
Dua duat	Options	D	V D	0		I _{CC} , (mA)	Standby, I _{SB2} (µA)			
Product	(see the Pin Configurations	Range	V _{CC} Range (V)	Speed (ns)	f = 1	f _{max}	otanaby,	y, iSB2 (μΑ)		
	section)				Typ ^[1]	Max	Max Typ [1]			
CY62157H30	Dual Chip Enable	Industrial	2.2 V-3.6 V	45	29	36	5.5	16		

Note

^{1.} Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 3 V (for V_{CC} range of 2.2 V–3.6 V), T_A = 25 °C.



Logic Block Diagram







Contents

Pin Configurations	4
Maximum Ratings	5
Operating Range	5
DC Electrical Characteristics	5
Capacitance	6
Thermal Resistance	
AC Test Loads and Waveforms	6
Data Retention Characteristics	7
Data Retention Waveform	7
Switching Characteristics	8
Switching Waveforms	
Truth Table - CY62157H	
Ordering Information	
Ordering Code Definitions	

Package Diagrams	16
Acronyms	18
Document Conventions	18
Units of Measure	18
Document History Page	19
Sales, Solutions, and Legal Information	20
Worldwide Sales and Design Support	20
Products	20
PSoC® Solutions	20
Cypress Developer Community	20
Technical Support	20



Pin Configurations

Figure 1. 48-ball VFBGA (6 × 8 × 1mm) pinout [2]




Figure 2. 48-pin TSOP I pinout (Dual Chip Enable) $^{[2,\ 3]}$



Notes

- 2. NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.
- 3. Tie the BYTE pin in the 48-pin TSOP I package to V_{CC} to use the device as a 1 M × 16 SRAM. The 48-pin TSOP I package can also be used as a 2 M × 8 SRAM by tying the BYTE signal to V_{SS}. In the 2 M × 8 configuration, Pin 45 is the extra address line A20, while BHE, BLE, and I/O₈ to I/O₁₄ pins are not used and can be left floating.

Document Number: 001-88316 Rev. *E



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature-65 °C to + 150 °C Ambient temperature Supply voltage

DC input voltage [4]	-0.2 V to V ₂₂ + 0.3 V
*	
Output current into outputs (LOW)	20 mA
Static discharge voltage	
(MIL-STD-883, Method 3015)	>2001 V
Latch-up current	>140 mA

Operating Range

Grade	Ambient Temperature	V _{CC}	
Industrial	–40 °C to +85 °C	2.2 V to 3.6 V	

DC Electrical Characteristics

Over the Operating Range of -40 °C to 85 °C

Davamatan	Danes	ulusti o u	Test Conditions 45 ns			45 ns		I I mit
Parameter	Desci	ription	rest Condition	Min	Typ ^[5]	Max	Unit	
V _{OH}	Output HIGH	2.2 V to 2.7 V	V_{CC} = Min, I_{OH} = -0.1 mA	/ _{CC} = Min, I _{OH} = -0.1 mA		_	_	V
	voltage	2.7 V to 3.6 V	V_{CC} = Min, I_{OH} = -1.0 mA		2.4	_	_	
V _{OL}	Output LOW	2.2 V to 2.7 V	V_{CC} = Min, I_{OL} = 0.1 mA		_	_	0.4	V
	voltage	2.7 V to 3.6 V	V_{CC} = Min, I_{OL} = 2.1 mA		_	_	0.4	
V _{IH}	Input HIGH	2.2 V to 2.7 V	-		1.8	_	V _{CC} + 0.3	V
	voltage	2.7 V to 3.6 V	_		2	_	V _{CC} + 0.3	
V_{IL}	Input LOW	2.2 V to 2.7 V	_		-0.3	_	0.6	V
	voltage [4]	2.7 V to 3.6 V	_		-0.3	_	0.8	
I _{IX}	Input leakage cu	ırrent	$GND \le V_{IN} \le V_{CC}$		-1	_	+1	μΑ
I _{OZ}	Output leakage current		GND ≤ V _{OUT} ≤ V _{CC} , Output disabled		-1	_	+1	μΑ
I _{CC}	V _{CC} operating s	upply current	V _{CC} = Max, f =	f _{MAX}	_	29.0	36.0	mA
			I _{OUT} = 0 mA, CMOS levels	1 MHz	_	7.0	9.0	mA
I _{SB1} ^[6]	Automatic power down current – CMOS inputs; V _{CC} = 2.2 to 3.6 V		$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or CE}_2$ $(\overline{\text{BHE}} \text{ and } \overline{\text{BLE}}) \ge \text{V}_{\text{CC}} - 0$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V, V}_{\text{IN}} \le 0$ $\text{f} = \text{f}_{\text{max}}$ (address and data $\text{f} = 0$ $(\overline{\text{OE}}, \text{ and } \overline{\text{WE}}), \text{V}_{\text{CC}} = 0$.2 V, .2 V, only),	-	5.5	16.0	μА
I _{SB2} ^[6]	Automatic powe current – CMOS V _{CC} = 2.2 to 3.6	inputs	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or}$ $\text{CE}_2 \le 0.2 \text{ V},$ $(\overline{\text{BHE}} \text{ and } \overline{\text{BLE}}) \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V or}$ $\text{V}_{\text{IN}} < 0.2 \text{ V},$	25 °C ^[7] 40 °C ^[7]	- - -	5.5 6.3 12.0 ^[7]	6.5 8.0 16.0	μА
			$f = 0$, $V_{CC} = V_{CC(max)}$					

- 4. V_{IL(min)} = -2.0 V and V_{IH(max)} = V_{CC} + 2 V for pulse durations of less than 20 ns.
 5. Typical values <u>are</u> included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 3 V (for V_{CC} range of 2.2 V–3.6 V), T_A = 25 °C.
 6. Chip enables (CE₁ and CE₂) must be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.
 7. The I_{SB2} limits at 25 °C, 70 °C, 40 °C and typical limit at 85 °C are guaranteed by design and not 100% tested.



Capacitance


Parameter [8]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C _{OUT}	Output capacitance		10	pF


Thermal Resistance

Parameter [8]	Description	Test Conditions	48-pin TSOP I	48-ball VFBGA	Unit
Θ_{JA}		Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	57.99	31.50	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		13.42	15.75	°C/W

AC Test Loads and Waveforms

Figure 3. AC Test Loads and Waveforms





Equivalent to: THÉVENIN EQUIVALENT

R_{TH}

OUTPUT

W

OUTPUT

Parameters	2.5 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R _{TH}	8000	645	Ω
V_{TH}	1.20	1.75	V

Note

^{8.} Tested initially and after any design or process changes that may affect these parameters.




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ ^[9]	Max	Unit
V_{DR}	V _{CC} for data retention		1	-	_	V
I _{CCDR} ^[10, 11]	Data retention current	2.2 V < V _{CC} ≤ 3.6 V,	_	5.5	16.0	μА
		$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or CE}_2 \le 0.2 \text{ V},$				
		$(\overline{BHE} \text{ and } \overline{BLE}) \ge V_{CC} - 0.2 \text{ V},$				
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$				
t _{CDR} ^[12]	Chip deselect to data retention time		0	_	-	_
t _R ^[13]	Operation recovery time		45	_	_	ns

Data Retention Waveform

Figure 4. Data Retention Waveform [14]



- 9. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 3 V (for V_{CC} range of 2.2 V–3.6 V), T_A = 25 °C.

 10. Chip enables (CE₁ and CE₂) must be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.

 11. I_{CCDR} is guaranteed only after the device is firs powered up to V_{CC}(min) and then brought down to V_{DR}.

 12. Tested initially and after any design or process changes that may affect these parameters.

- Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 100 μs or stable at V_{CC(min)} ≥ 100 μs.
 BHE BLE is the AND of both BHE and BLE. Deselect the chip by either disabling the chip enable signals or by disabling both BHE and BLE.



Switching Characteristics

Read Cycle	Unit	ns	45	Description	Parameter [15]		
tpC Read cycle time 45 — tpAA Address to data valid — 45 toHA Data hold from address change 10 — tpCE CE1 LOW and CE2 HIGH to data valid — 45 tpDE OE LOW to data valid — 22 tpDE OE LOW to Low Z ^[16] 5 — tpDE OE HIGH to High Z ^[16, 17] — 18 tpDE OE HIGH to Low-Z ^[16] 10 — tpDE CE1 LOW and CE2 HIGH to Low-Z ^[16] 10 — tpDE CE1 HIGH and CE2 LOW to High-Z ^[16, 17] — 18 tpDE CE1 LOW and CE2 HIGH to power-up 0 — tpDE CE1 HIGH and CE2 LOW to power-down — 45 tpDE DE7 HIGH and CE2 LOW to Journal CE2 LOW to	Unit	Max	Min	Description			
tAA Address to data valid - 45 tOHA Data hold from address change 10 - tACE CE1 LOW and CE2 HIGH to data valid - 45 tDOE OE LOW to data valid - 22 tLZOE OE LOW to Low Z ^[16] 5 - tHZOE OE HIGH to High Z ^[16, 17] - 18 tLZCE CE1 LOW and CE2 HIGH to Low-Z ^[16] 10 - tHZCE CE1 HIGH and CE2 LOW to High-Z ^[16, 17] - 18 tpu CE1, LOW and CE2 HIGH to power-up 0 - tpD CE1, HIGH and CE2 LOW to power-down - 45 tpBE BLE / BHE LOW to data valid - 45 tpBE BLE / BHE LOW to Low-Z ^[16] 5 - tpBE BLE / BHE LOW to Low-Z ^[16] 5 - tpLZBE BLE / BHE HIGH to High-Z ^[16, 17] - 18 Write Cycle [^{18, 19]} two Write cycle time 45 - tSCE CE1, LOW and CE2 HIGH to write end					Read Cycle		
Total Data hold from address change 10 - tACE CE1 LOW and CE2 HIGH to data valid - 45 tDOE OE LOW to data valid - 22 tLZOE OE LOW to Low Z ^[16] 5 - tHZOE OE HIGH to High Z ^[16, 17] - 18 tLZCE CE1 LOW and CE2 HIGH to LOW-Z ^[16] 10 - tHZCE CE1 HIGH and CE2 LOW to High-Z ^[16, 17] - 18 tpu CE1 LOW and CE2 HIGH to power-up 0 - tpD CE1 HIGH and CE2 LOW to power-down - 45 tpD CE1 HIGH and CE2 LOW to data valid - 45 t_LZBE BLE / BHE LOW to Low-Z ^[16] 5 - tHZBE BLE / BHE HIGH to High-Z ^[16, 17] - 18 Write Cycle [18, 19] 5 - - twc Write cycle time 45 - tSCE CE1 LOW and CE2 HIGH to write end 35 - tpW Address setup to write end 35 -	ns	_	45	Read cycle time	t _{RC}		
tACE CE1 LOW and CE2 HIGH to data valid - 45 tDOE OE LOW to data valid - 22 tLZOE OE LOW to Low Z ^[16] 5 - tHZOE OE HIGH to High Z ^[16, 17] - 18 tLZCE CE1 LOW and CE2 HIGH to LOW-Z ^[16] 10 - tHZCE CE1 HIGH and CE2 LOW to High-Z ^[16, 17] - 18 tpu CE1 LOW and CE2 HIGH to power-up 0 - tpD CE1 HIGH and CE2 LOW to power-down - 45 tDBE BLE / BHE LOW to data valid - 45 tLZBE BLE / BHE LOW to Low-Z ^[16] 5 - tHZBE BLE / BHE HIGH to High-Z ^[16, 17] - 18 Write Cycle [^{18, 19]} - 18 tWC Write cycle time 45 - tSCE CE1 LOW and CE2 HIGH to write end 35 - tAW Address setup to write end 35 - tPWE WE pulse width 35 - tBW BLE / BHE LOW	ns	45	-	Address to data valid	t _{AA}		
tDDE DE LOW to data valid − 22 tLZOE DE LOW to Low Z ^[16] 5 − tHZOE DE HIGH to High Z ^[16, 17] − 18 tLZCE CE₁ LOW and CE₂ HIGH to Low-Z ^[16] 10 − tHZCE CE₁ HIGH and CE₂ LOW to High-Z ^[16, 17] − 18 tpu CE₁ LOW and CE₂ HIGH to power-up 0 − tpD CE₁ HIGH and CE₂ LOW to power-down − 45 tDBE BLE / BHE LOW to data valid − 45 tLZBE BLE / BHE LOW to Low-Z ^[16] 5 − tHZBE BLE / BHE HIGH to High-Z ^[16, 17] − 18 Write Cycle [¹18, ¹19] ± − 18 Write Cycle [¹18, ¹19] ± − 18 Write Cycle [¹18, ¹19] − 18 LyC Write cycle time 45 − tSCE	ns	_	10	Data hold from address change	t _{OHA}		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ns	45	-	CE ₁ LOW and CE ₂ HIGH to data valid	t _{ACE}		
tHZOE OE HIGH to High Z[16, 17] − 18 tLZCE CE₁ LOW and CE₂ HIGH to Low-Z[16] 10 − tHZCE CE₁ HIGH and CE₂ LOW to High-Z[16, 17] − 18 tpU CE₁ LOW and CE₂ HIGH to power-up 0 − tpD CE₁ HIGH and CE₂ LOW to power-down − 45 tDBE BLE / BHE LOW to data valid − 45 tLZBE BLE / BHE LOW to Low-Z[16] 5 − tHZBE BLE / BHE HIGH to High-Z[16, 17] − 18 Write Cycle [18, 19] ± − 45 − tWC Write cycle time 45 − − twc Write cycle time 45 − − t _{AW} Address setup to write end 35 − t _{HA} Address setup to write end 0 − t _{SA} Address setup to write end 35 − t _{BW} BLE / BHE LOW to write end 35 − t _{BD} Data hold from write end 0 −	ns	22	_	OE LOW to data valid	t _{DOE}		
t_ZCE CE1 LOW and CE2 HIGH to Low-Z[16] 10 - t_HZCE CE1 HIGH and CE2 LOW to High-Z[16, 17] - 18 tpu CE1 LOW and CE2 HIGH to power-up 0 - tpD CE1 HIGH and CE2 LOW to power-down - 45 t_DBE BLE / BHE LOW to data valid - 45 t_ZBE BLE / BHE LOW to Low-Z[16] 5 - t_HZBE BLE / BHE HIGH to High-Z[16, 17] - 18 Write Cycle [18, 19] - 18 twc Write cycle time 45 - t_SCE CE1 LOW and CE2 HIGH to write end 35 - t_AW Address setup to write end 35 - t_HA Address setup to write end 0 - t_BW BLE / BHE LOW to write end 35 - t_BW BLE / BHE LOW to write end 25 - t_HD Data hold from write end 0 -	ns	_	5	OE LOW to Low Z ^[16]	t _{LZOE}		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ns	18	_	OE HIGH to High Z ^[16, 17]	t _{HZOE}		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ns	_	10		t _{LZCE}		
tpD CE1 HIGH and CE2 LOW to power-down - 45 tDBE BLE / BHE LOW to data valid - 45 tLZBE BLE / BHE LOW to Low-Z ^[16] 5 - tHZBE BLE / BHE HIGH to High-Z ^[16, 17] - 18 Write Cycle [18, 19] - 18 tWC Write cycle time 45 - tSCE CE1 LOW and CE2 HIGH to write end 35 - tAW Address setup to write end 35 - tHA Address hold from write end 0 - tSA Address setup to write start 0 - tBW BLE / BHE LOW to write end 35 - tBW BLE / BHE LOW to write end 25 - tBD Data hold from write end 0 -	ns	18	_	CE ₁ HIGH and CE ₂ LOW to High-Z ^[16, 17]	t _{HZCE}		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ns	_	0	CE ₁ LOW and CE ₂ HIGH to power-up	t _{PU}		
tLZBE BLE / BHE LOW to Low-Z ^[16] 5 - tHZBE BLE / BHE HIGH to High-Z ^[16, 17] - 18 Write Cycle [18, 19] twc Write cycle time 45 - tSCE CE1 LOW and CE2 HIGH to write end 35 - tAW Address setup to write end 35 - tHA Address hold from write end 0 - tSA Address setup to write start 0 - tPWE WE pulse width 35 - tBW BLE / BHE LOW to write end 35 - tBD Data setup to write end 25 - tHD Data hold from write end 0 -	ns	45	_	CE ₁ HIGH and CE ₂ LOW to power-down	t _{PD}		
t _{HZBE} BLE / BHE HIGH to High-Z ^[16, 17] – 18 Write Cycle [18, 19] t _{WC} Write cycle time 45 – t _{SCE} CE ₁ LOW and CE ₂ HIGH to write end 35 – t _{AW} Address setup to write end 35 – t _{HA} Address hold from write end 0 – t _{SA} Address setup to write start 0 – t _{PWE} WE pulse width 35 – t _{BW} BLE / BHE LOW to write end 35 – t _{SD} Data setup to write end 25 – t _{HD} Data hold from write end 0 –	ns	45	_		t _{DBE}		
Write Cycle [18, 19] t _{WC} Write cycle time 45 — t _{SCE} CE ₁ LOW and CE ₂ HIGH to write end 35 — t _{AW} Address setup to write end 35 — t _{HA} Address hold from write end 0 — t _{SA} Address setup to write start 0 — t _{PWE} WE pulse width 35 — t _{BW} BLE / BHE LOW to write end 35 — t _{SD} Data setup to write end 25 — t _{HD} Data hold from write end 0 —	ns	_	5				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ns	18	_	BLE / BHE HIGH to High-Z ^[16, 17]	t _{HZBE}		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					Write Cycle [18, 19		
tAW Address setup to write end 35 - tHA Address hold from write end 0 - tSA Address setup to write start 0 - tPWE WE pulse width 35 - tBW BLE / BHE LOW to write end 35 - tSD Data setup to write end 25 - tHD Data hold from write end 0 -	ns	_	45	Write cycle time	t _{WC}		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ns	_	35	CE ₁ LOW and CE ₂ HIGH to write end	t _{SCE}		
tsA Address setup to write start 0 - tpWE WE pulse width 35 - tbW BLE / BHE LOW to write end 35 - tsD Data setup to write end 25 - thD Data hold from write end 0 -	ns	_	35	Address setup to write end	t _{AW}		
tpWE WE pulse width 35 - tBW BLE / BHE LOW to write end 35 - tSD Data setup to write end 25 - tHD Data hold from write end 0 -	ns	_	0	Address hold from write end	t _{HA}		
t _{BW} BLE / BHE LOW to write end 35 - t _{SD} Data setup to write end 25 - t _{HD} Data hold from write end 0 -	ns	_	0	Address setup to write start	t _{SA}		
t _{SD} Data setup to write end 25 – t _{HD} Data hold from write end 0 –	ns	_	35	WE pulse width	t _{PWE}		
t _{HD} Data hold from write end 0 -	ns	_	35	BLE / BHE LOW to write end	t _{BW}		
	ns	_	25	Data setup to write end	t _{SD}		
	ns	_	0	Data hold from write end	t _{HD}		
t_{HZWE} WE LOW to High-Z ^[16, 17] – 18	ns	18	_	WE LOW to High-Z ^[16, 17]	t _{HZWE}		
t _{LZWE} WE HIGH to Low-Z ^[16] 10 –	ns	_	10	WE HIGH to Low-Z ^[16]	t _{LZWE}		

^{15.} Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for V_{CC} ≥ 3 V) and V_{CC}/2 (for V_{CC} < 3 V), and input pulse levels of 0 to 3 V (for V_{CC} ≥ 3 V) and 0 to V_{CC} (for V_{CC} < 3V). Test conditions for the read cycle use output loading shown in AC Test Loads and Waveforms section, unless specified

^{16.} At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZDE}, t_{HZDE} is less than t_{LZDE}, and t_{HZWE} is less than t_{LZWE} for any device.

17. t_{HZCE}, t_{HZDE}, t_{HZDE}, and t_{HZWE} transitions are measured when the outputs enter a high impedance state.

18. The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE₁ = V_{IL}, BHE or BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

^{19.} The minimum write cycle pulse width for Write Cycle No. 1 (WE Controlled, OE LOW) should be equal to the sum of t_{HZWE} and t_{SD}.



Switching Waveforms

Figure 5. Read Cycle No. 1 of CY62157H (Address Transition Controlled) [20, 21]






Figure 6. Read Cycle No. 2 (OE Controlled) [21, 22, 23]



- Notes 20. The device is continuously selected. $\overline{OE} = V_{lL}, \ \overline{CE} = V_{lL}, \ \overline{BHE} \ \text{or} \ \overline{BLE} \ \text{or} \ \text{both} = V_{lL}.$
- 21. WE is HIGH for read cycle.
- 22. For all dual chip enable devices, \overline{CE} is the logical combination of \overline{CE}_1 and \overline{CE}_2 . When \overline{CE}_1 is LOW and \overline{CE}_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW, \overline{CE} is HIGH.
- 23. Address valid prior to or coincident with $\overline{\text{CE}}$ LOW transition.



Figure 7. Write Cycle No. 1 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) [24, 25, 26, 27]



Notes

^{24.} For all dual chip enable devices, $\overline{\text{CE}}$ is the logical combination of $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$. When $\overline{\text{CE}}_1$ is LOW and $\overline{\text{CE}}_2$ is HIGH, $\overline{\text{CE}}$ is LOW; when $\overline{\text{CE}}_1$ is HIGH or $\overline{\text{CE}}_2$ is LOW, $\overline{\text{CE}}_1$ is HIGH.

^{25.} The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE₁ = V_{IL}, BHE or BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.


^{26.} Data I/O is in high impedance state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.

^{27.} The minimum write cycle pulse width for Write Cycle No. 1 (WE Controlled, OE LOW) should be equal to the sum of t_{HZWE} and t_{SD}.

^{28.} During this period the I/Os are in output state. Do not apply input signals.



Figure 8. Write Cycle No. 2 ($\overline{\text{CE}}$ Controlled) $^{[29,\ 30,\ 31]}$



^{29. &}lt;u>For</u> all dual chip enable devices, \overline{CE} is the logical combination of \overline{CE}_1 and \overline{CE}_2 . When \overline{CE}_1 is LOW and \overline{CE}_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW, \overline{CE} is HIGH.


^{30.} The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE₁ = V_{IL}, BHE or BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

^{31.} Data I/O is in high impedance state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.

^{32.} During this period the I/Os are in output state. Do not apply input signals.



Figure 9. Write Cycle No. 3 ($\overline{\rm BHE/BLE}$ controlled, $\overline{\rm OE}$ LOW) $^{[33,\ 34,\ 35,\ 36]}$




- 33. For all dual chip enable devices, $\overline{\text{CE}}$ is the logical combination of $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$. When $\overline{\text{CE}}_1$ is LOW and $\overline{\text{CE}}_2$ is HIGH, $\overline{\text{CE}}$ is LOW; when $\overline{\text{CE}}_1$ is HIGH or $\overline{\text{CE}}_2$ is LOW, $\overline{\text{CE}}_1$ is HIGH.
- 34. The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE₁ = V_{IL}, BHE or BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
- 35. Data I/O is in high impedance state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.

 36. The minimum write cycle pulse width for Write Cycle No. 3 ($\overline{BHE}/\overline{BLE}$ Controlled, \overline{OE} LOW) should be equal to the sum of t_{HZWE} and t_{SD} .
- 37. During this period the I/Os are in output state. Do not apply input signals.



Figure 10. Write Cycle No. 4 ($\overline{\text{WE}}$ Controlled) $^{[38,\ 39,\ 40]}$



^{38.} The internal write time of the memory is defined by the overlap of WE, CE₁ = V_{IL}, BHE or BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

39. Data I/O is high impedance if OE = V_{IH}.

^{40.} If $\overline{\text{CE}}_1$ goes HIGH and CE_2 goes LOW simultaneously with $\overline{\text{WE}} = \text{V}_{\text{IH}}$, the output remains in a high impedance state.

^{41.} During this period the I/Os are in output state. Do not apply input signals.



Truth Table - CY62157H

CE ₁	CE ₂	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	X ^[42]	Х	Х	Х	Х	High-Z	Deselect/Power-down	Standby (I _{SB})
X ^[42]	L	Х	Х	Х	Х	High-Z	Deselect/Power-down	Standby (I _{SB})
X ^[42]	X ^[42]	Χ	Х	Н	Н	High-Z	Deselect/Power-down	Standby (I _{SB})
L	Н	Н	L	L	L	Data Out (I/O ₀ -I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	L	Н	L	Data Out (I/O ₀ –I/O ₇); High-Z (I/O ₈ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	L	L	Н	High Z (I/O ₀ –I/O ₇); Data Out (I/O ₈ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	L	Х	L	L	Data In (I/O ₀ -I/O ₁₅)	Write	Active (I _{CC})
L	Н	L	Х	Н	L	Data In (I/O ₀ –I/O ₇); High-Z (I/O ₈ –I/O ₁₅)	Write	Active (I _{CC})
L	Н	L	Х	L	Н	High-Z (I/O ₀ –I/O ₇); Data In (I/O ₈ –I/O ₁₅)	Write	Active (I _{CC})
L	Н	Н	L	Х	Х	Data Out (I/O ₀ -I/O ₇)	Read	Active (I _{CC})
L	Н	Н	Н	Х	Х	High-Z	Output disabled	Active (I _{CC})
L	Н	L	Х	Х	Х	Data In (I/O ₀ -I/O ₇)	Write	Active (I _{CC})

Note


^{42.} The 'X' (Don't care) state for the chip enables refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.



Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62157H30-45BVXI	51-85150 48-ball VFBGA (6 × 8 × 1 mm) (Pb-free),		Industrial
	CY62157H30-45BVXIT		Package Code: BZ48	


Ordering Code Definitions





Package Diagrams

Figure 11. 48-ball VFBGA (6 × 8 × 1.0 mm) Package Outline, 51-85150



NOTE:


51-85150 *H

Document Number: 001-88316 Rev. *E



Package Diagrams (continued)

Figure 12. 48-pin TSOP I (12 × 18.4 × 1.0 mm) Package Outline, 51-85183



SYMBOL	DIMENSIONS		
STINIBOL	MIN.	NOM.	MAX.
Α	-	_	1.20
A1	0.05	_	0.15
A2	0.95	1.00	1.05
b1	0.17	0.20	0.23
b	0.17	0.22	0.27
c1	0.10	_	0.16
С	0.10	_	0.21
D	20.00 BASIC		
D1	18.40 BASIC		
E	12.00 BASIC		IC
е	0.50 BASIC		IC
L	0.50	0.60	0.70
θ	0°	_	8
R	0.08	_	0.20
N	48		

NOTES

1. DIMENSIONS ARE IN MILLIMETERS (mm).

PIN 1 IDENTIFIER FOR STANDARD PIN OUT (DIE UP).

PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN): INK OR LASER MARK.

TO BE DETERMINED AT THE SEATING PLANE [-C-]. THE SEATING PLANE IS DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.

DIMENSIONS D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION ON E IS 0.15mm PER SIDE AND ON D1 IS 0.25mm PER SIDE.

DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF 6 DIMENSION AT MAX. MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.07mm.

THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.

LEAD COPLANARITY SHALL BE WITHIN 0.10mm AS MEASURED FROM THE SEATING PLANE.

DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.

10. JEDEC SPECIFICATION NO. REF: MO-142(D)DD.

51-85183 *F



Acronyms

Acronym	Description		
BHE	byte high enable		
BLE	byte low enable		
CE	chip enable		
CMOS complementary metal oxide semiconductor			
I/O	input/output		
ŌĒ	output enable		
SRAM	static random access memory		
VFBGA very fine-pitch ball grid array			
WE	write enable		

Document Conventions

Units of Measure

Symbol	Unit of Measure		
°C	Degrees Celsius		
MHz	megahertz		
μA microamperes			
μS	microseconds		
mA	milliamperes		
mm	millimeters		
ns	nanoseconds		
Ω	ohms		
%	percent		
pF	picofarads		
V	volts		
W	watts		



Document History Page

Document Document	Document Title: CY62157H MoBL®, 8-Mbit (512K words × 16-bit) Static RAM with Error-Correcting Code (ECC) Document Number: 001-88316				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change	
*B	4983842	NILE	10/23/2015	Changed status from Preliminary to Final.	
*C	5109716	NILE	01/27/2016	Updated DC Electrical Characteristics: Changed minimum value of V_{OH} parameter from 2.2 V to 2.4 V corresponding to V_{CC} Operating Range "2.7 V to 3.6 V" and Test Condition " V_{CC} = Min, I_{OH} = -1.0 mA".	
*D	5427485	VINI	09/06/2016	Updated Maximum Ratings: Updated Note 4 (Replaced "2 ns" with "20 ns"). Updated DC Electrical Characteristics: Changed minimum value of V _{IH} parameter from 2.0 V to 1.8 V corresponding to the Operating Range "2.2 V to 2.7 V". Updated Ordering Information: Updated part numbers. Updated to new template. Completing Sunset Review.	
*E	6063494	VINI	02/08/2018	Updated Package Diagrams: spec 51-85183 – Changed revision from *D to *F. Updated to new template.	

Document Number: 001-88316 Rev. *E Page 19 of 20



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

Products

USB Controllers
Wireless Connectivity

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic Touch Sensing cypress.com/touch

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2013-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is probibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to any Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-88316 Rev. *E Revised February 8, 2018 Page 20 of 20

MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor Corporation.