

Nature Vue Video Signal Processor with Bitmap OSD, Dual HDMI Tx, and Encoder

Data Sheet ADV8005

FEATURES

Video signal processor

Full 12-bit, 4:4:4 YCbCr (color space) internal processing Motion adaptive deinterlacing with ultralow angle interpolation

Multiple video processing paths with up to 3 simultaneous video streams including picture-in-picture (PiP) support

Upscaling and downscaling to/from 4k × 2k Aspect ratio conversion/panorama scaling

Cadence detection for the recovery of original frames from film-based content

Dual video scalers enable simultaneous output of multiple different resolutions

Sharpness and detail enhancement

Noise reduction for random, mosquito, and block noise

Frame rate converter (FRC)

Video metrics readback to enable correct phase and frequency selection for graphics inputs

On-screen display (OSD)

Internally generated bitmap-based OSD allowing overlay on one or more video outputs

Overlay on 3D and 4k × 2k video formats

Dedicated OSD scaler

Alpha blending of OSD data on video data

Disturbance free blending of OSD on either of 2 zones

Support for external OSD

Easy to use software tool for developing OSDs

HDMI transmitters

Dual 4k × 2k HDMI transmitters

Audio return channel (ARC) support

Dual audio insertion from TMDS Rx or from audio input pins

Support for serial audio using the S/PDIF audio pin

8-channel I²S audio inputs supporting up to 192 kHz sample frequency

6-channel direct stream digital (DSD) audio inputs

Noise shaped video (NSV) 6-DAC video encoder

Six 12-bit NSV video DACs supporting SD, ED and HD video

Rovi Rev. 7.1.L1 (SD) and Rev. 1.4 (ED) compliant

Professional video features

Capability to output up to 36-bit TTL pixel data

Full color space converter on the output TTL pixel data

TTL video, audio, SPI, and interrupt pins disabled by default

Ability to synchronize output video to externally applied reference sync signals

APPLICATIONS

High end A/V receivers

Upconverting DVD players/recorders

Video conferencing and distribution

HDMI splitters

Video walls

FUNCTIONAL BLOCK DIAGRAM




Figure 1.



NatureVue no Video Upconversion and Enhancement

ev. 0 Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

| Applications 1 Functional Block Diagram 1 Revision History 2 General Description 3 ADV8005 Models 3 Detailed Functional Block Diagram 4 Specifications 5 Electrical Characteristics 5 Analog Specifications 7 Data and I ² C Timing Characteristics 7 Absolute Maximum Ratings 17 ESD Caution 17 Pin Configurations and Function Descriptions 18 Theory of Operation 45 Video Input 45 | Features | 1 |
|---|--|----|
| Revision History 2 General Description 3 ADV8005 Models 3 Detailed Functional Block Diagram 4 Specifications 5 Electrical Characteristics 5 Analog Specifications 7 Data and I ² C Timing Characteristics 7 Absolute Maximum Ratings 17 ESD Caution 17 Pin Configurations and Function Descriptions 18 Theory of Operation 45 | Applications | 1 |
| General Description 3 ADV8005 Models 3 Detailed Functional Block Diagram 4 Specifications 5 Electrical Characteristics 5 Analog Specifications 7 Data and I ² C Timing Characteristics 7 Absolute Maximum Ratings 17 ESD Caution 17 Pin Configurations and Function Descriptions 18 Theory of Operation 45 | Functional Block Diagram | 1 |
| ADV8005 Models 3 Detailed Functional Block Diagram 4 Specifications 5 Electrical Characteristics 5 Analog Specifications 7 Data and I ² C Timing Characteristics 7 Absolute Maximum Ratings 17 ESD Caution 17 Pin Configurations and Function Descriptions 18 Theory of Operation 45 | Revision History | 2 |
| Detailed Functional Block Diagram 4 Specifications 5 Electrical Characteristics 7 Analog Specifications 7 Data and I ² C Timing Characteristics 7 Absolute Maximum Ratings 17 ESD Caution 17 Pin Configurations and Function Descriptions 18 Theory of Operation 45 | General Description | 3 |
| Specifications 5 Electrical Characteristics 5 Analog Specifications 7 Data and I²C Timing Characteristics 7 Absolute Maximum Ratings 17 ESD Caution 17 Pin Configurations and Function Descriptions 18 Theory of Operation 45 | ADV8005 Models | 3 |
| Electrical Characteristics | Detailed Functional Block Diagram | 4 |
| Analog Specifications | Specifications | 5 |
| Data and I²C Timing Characteristics 7 Absolute Maximum Ratings 17 ESD Caution 17 Pin Configurations and Function Descriptions 18 Theory of Operation 45 | Electrical Characteristics | 5 |
| Absolute Maximum Ratings | Analog Specifications | 7 |
| ESD Caution | Data and I ² C Timing Characteristics | 7 |
| Pin Configurations and Function Descriptions | Absolute Maximum Ratings | 17 |
| Theory of Operation45 | ESD Caution | 17 |
| | Pin Configurations and Function Descriptions | 18 |
| Video Input45 | Theory of Operation | 45 |
| | Video Input | 45 |

| Professional Configuration | 45 |
|------------------------------|----|
| External Sync mode | 45 |
| Flexible Digital Core | 45 |
| Video Signal Processor (VSP) | 45 |
| On-Screen Display (OSD) | 46 |
| External DDR2 Memory | 46 |
| HDMI Transmitters | 46 |
| Video Encoder | 46 |
| Typical Application Diagram | 47 |
| Design Considerations | 48 |
| Power-Up Sequence | 48 |
| Thermal Considerations | 48 |
| Register Map Architecture | 49 |
| Outline Dimensions | 50 |
| Ordering Guide | 50 |

REVISION HISTORY

6/14—Revision 0: Initial Version

GENERAL DESCRIPTION

The ADV8005 is a multiple input video signal processor that can deinterlace and scale standard definition (SD), enhanced definition (ED), or high definition (HD) video data to ultra HD formats; generate a bitmap on-screen display (OSD); and output the video with OSD overlaid on two High-Definition Multimedia Interface (HDMI*) transmitters and a video encoder.

The 60-bit TTL video port can be used to input video to the ADV8005 in a number of ways: using the 48-bit TTL pixel port, using the 24-bit external OSD TTL pixel port, or from a device with an HDMI transmitter such as the ADV7850. The ADV8005 supports many of the formats outlined in the CEA-861-F and VESA specifications, as well as several other widely used timing formats.

The ADV8005 features primary and secondary video scalers that enable simultaneous output of multiple different resolutions. The primary video scaler can upscale to $4k \times 2k$ modes. The secondary video scaler can upscale to 1080p or UXGA graphics. $4k \times 2k$ downscaling is performed using the secondary video scaler, leaving the primary video scaler available for other video processing.

The ADV8005 primary video scaler can perform high performance, motion adaptive interlaced to progressive conversion on SD and HD content. Additional functionality has also been added to ADV8005 to facilitate upscaling and downscaling to VESA formats with pixel clock frequencies below 300 MHz.

Detail enhancement and image enhancing techniques such as random, mosquito, and block noise reduction allow improved final image quality. The frame rate converter of the ADV8005 allows the conversion between common frame rates with support to output two different frame rates simultaneously under certain conditions.

The ADV8005 can accept OSD information from an external OSD source on one of its inputs, or it can internally generate a high quality, bitmap-based OSD. The internal OSD is highly flexible and allows the system designer to easily incorporate features

like scrolling text and animation in various color depths up to 24-bit true color.

Analog Devices, Inc., provides an OSD development tool (Blimp) to assist in the design, debug, and emulation of the OSD prior to integration with the system application. When the design is complete, the OSD development tool automatically generates code to which system application programming interfaces (APIs) can be added before integration with the system application and an OSD design resource, which must be downloaded to an external SPI flash memory.

Video can be output from the ADV8005 using one or both of the HDMI transmitters and/or the six-DAC SD/HD video encoder. The six 12-bit NSV* video DACs allow composite (CVBS), S-Video (Y/C), and component (YPrPb) analog outputs in standard, enhanced, and high definition video formats. Oversampling of 216 MHz (SD and ED) and 297 MHz (HD) removes the requirement for external output filtering. Rovi* and non-Rovi variants of the ADV8005 are available.

Both of the HDMI transmitters on the ADV8005 support $4k \times 2k$ and all mandatory and many optional 3D video resolutions. Each transmitter features an audio return channel receiver (ARC). The ADV8005 can receive up to eight channels of I^2S , S/PDIF, direct stream digital (DSD), and high bit rate (HBR) audio passed from either the serial video Rx or from the externally available audio input pins.

The ADV8005 supports the I²C protocol for communication with the system microcontroller.

ADV8005 MODELS

The ADV8005 includes a number of models, each featuring different capabilities; all are provided in the same 19 mm \times 19 mm, 425-ball CSP_BGA package (see Table 9).

Note that the functionality of the ADV8005KBCZ-8A is described throughout this data sheet. Some sections are not relevant to other models because not all of the blocks found in the ADV8005KBCZ-8A are included in those models. Table 9 lists the functionality for each model.

DETAILED FUNCTIONAL BLOCK DIAGRAM




Figure 2. ADV8005KBCZ-8A Functional Block Diagram
Rev. 0 | Page 4 of 52

SPECIFICATIONS

 $\begin{aligned} &\text{Measured at DVDD} = 1.746 \text{ V to } 1.854 \text{ V, DVDD_DDR} = 1.746 \text{ V to } 1.854 \text{ V, PVDD1} = 1.746 \text{ V to } 1.854 \text{ V, PVDD2} = 1.746 \text{ V to } 1.854 \text{ V, PVDD2} = 1.746 \text{ V to } 1.854 \text{ V, PVDD3} = 1.746 \text{ V to } 1.854 \text{ V, PVDD5} = 1.789 \text{ V to } 1.90 \text{ V, PVDD6} = 1.789 \text{ V to } 1.90 \text{ V, PVDD_DDR} = 1.746 \text{ V to } 1.854 \text{ V, AVDD3} = 1.746 \text{ V to } 1.854 \text{ V, AVDD4} = 1.746 \text{ V to } 1.854 \text{ V, AVDD1} = 1.746 \text{ V to } 1.854 \text{ V, AVDD2} = 3.20 \text{ V to } 3.40 \text{ V, AVDD2} = 3.20 \text{ V to } 3.40 \text{ V, T_{MIN} to } \text{T_{MAX}} = 0^{\circ}\text{C to } 70^{\circ}\text{C, unless otherwise noted.} \end{aligned}$

ELECTRICAL CHARACTERISTICS

Table 1.

| Parameter | Symbol | Test Conditions/Comments | Min | Тур | Max | Unit |
|---|-----------------------------|--|---------|--------|------------------|------|
| STATIC PERFORMANCE | | | | | | |
| Resolution (Each DAC) | | | | 12 | | Bits |
| Integral Nonlinearity, +ve ¹ | INL | DAC outputs sampled at 500 kHz | | 0.389 | | LSB |
| Integral Nonlinearity, –ve ¹ | INL | DAC outputs sampled at 500 kHz | | -0.322 | | LSB |
| Differential Nonlinearity, +ve ² | DNL | DAC outputs sampled at 500 kHz | | 0.183 | | LSB |
| Differential Nonlinearity, -ve ² | DNL | DAC outputs sampled at 500 kHz | | -0.208 | | LSB |
| DIGITAL INPUTS | | | | | | |
| Input High Voltage | V _{IH} | | 0.7 × | | | V |
| | | | DVDD_IO | | | |
| Input Low Voltage | V _{IL} | | | | 0.3 × DVDD_IO | V |
| Input Leakage Current | I _{IN} | HDMI Ethernet and audio channel (HEAC_x±) inputs | | | ±60 | μΑ |
| | | DDR_DQS[x] inputs | | | ±60 | μΑ |
| | | Other digital inputs | | | ±10 | μA |
| | | RESET | | | ±60 | μA |
| Input Capacitance | C _{IN} | | | 13 | | pF |
| DIGITAL INPUTS (5 V TOLERANT) | | | | | | |
| Input High Voltage | V _{IH} | | 3.4 | | | V |
| Input Low Voltage | V _{IL} | | | | 0.8 | V |
| Input Leakage Current | I _{IN} | | | | ±60 | μΑ |
| DIGITAL OUTPUTS | | | | | | |
| Output High Voltage | V _{он} | | 2.4 | | | V |
| Output Low Voltage | V _{OL} | | | | 0.4 | V |
| High Impedance Leakage Current | I _{LEAK} | | | | ±10 | μΑ |
| Output Capacitance | Соит | | | 13 | | pF |
| POWER REQUIREMENTS ^{3,4} | | | | | | |
| Digital Power Supplies | DVDD, DVDD_DDR, PVDD_DDR | | 1.746 | 1.8 | 1.854 | V |
| PLL Analog Supply | PVDD1 | | 1.746 | 1.8 | 1.854 | V |
| PLL Digital Supply | PVDD2 | | 1.746 | 1.8 | 1.854 | V |
| Encoder PLL Supply | PVDD3 | | 1.746 | 1.8 | 1.854 | V |
| HDMI PLL Power Supply⁵ | | | | | | |
| Transmitter 1 (Tx1) | PVDD5 | | 1.789 | 1.845 | 1.90 | V |
| Transmitter 2 (Tx2) | PVDD6 | | 1.789 | 1.845 | 1.90 | V |
| HDMI Analog Power Supply | | | | | | |
| Tx1 | AVDD3 | | 1.746 | 1.8 | 1.854 | V |
| Tx2 | AVDD4 | | 1.746 | 1.8 | 1.854 | V |
| Comparator Power Supply | CVDD1 | | 1.746 | 1.8 | 1.854 | V |
| HDMI Rx Inputs Analog Supply | AVDD1 | | 3.20 | 3.3 | 3.40 | V |
| Encoder Analog Power Supply | AVDD2 | | 3.20 | 3.3 | 3.40 | V |
| Digital Interface Supply | DVDD_IO | | 3.20 | 3.3 | 3.40 | V |

| Parameter | Symbol | Test Conditions/Comments | Min | Тур Мах | Unit |
|---|----------------------------|--------------------------|-----|---------|------|
| Digital Power Supply Currents | IDVDD, IDVDD_DR, IPVDD_DDR | Mode 1 | | 1693.9 | mA |
| | | Mode 2 | | 1508.1 | mA |
| | | Power-down mode | | 11.7 | mA |
| PLL Analog Supply Current | I _{PVDD1} | Mode 1 | | 23.0 | mA |
| | | Mode 2 | | 20.5 | mA |
| | | Power-down mode | | 0.9 | mA |
| PLL Digital Supply Current | I _{PVDD2} | Mode 1 | | 21.3 | mA |
| | | Mode 2 | | 19.26 | mA |
| | | Power-down mode | | 0.06 | mA |
| Encoder PLL Supply Current | I _{PVDD3} | Mode 1 | | 13.8 | mA |
| | | Mode 2 | | 3.27 | mA |
| | | Power-down mode | | 0.01 | mA |
| HDMI Tx1 PLL Supply Current | I _{PVDD5} | Mode 1 | | 74.9 | mA |
| | | Mode 2 | | 59.0 | mA |
| | | Power-down mode | | 0 | mA |
| HDMI Tx2 PLL Supply Current | I _{PVDD6} | Mode 1 | | 75.0 | mA |
| | | Mode 2 | | 0.5 | mA |
| | | Power-down mode | | 0 | mA |
| HDMI Tx1 Analog Power Supply Current | I _{AVDD3} | Mode 1 | | 29.4 | mA |
| | | Mode 2 | | 19.7 | mA |
| | | Power-down mode | | 0 | mA |
| HDMI Tx2 Analog Power Supply Current | I _{AVDD4} | Mode 1 | | 26.6 | mA |
| | | Mode 2 | | 0.6 | mA |
| | | Power-down mode | | 0 | mA |
| Comparator Power Supply Current | I _{CVDD1} | Mode 1 | | 78.4 | mA |
| | | Mode 2 | | 73.4 | mA |
| | | Power-down mode | | 1.1 | mA |
| HDMI Rx Inputs Analog Supply Current | I _{AVDD1} | Mode 1 | | 63.1 | mA |
| | | Mode 2 | | 57.6 | mA |
| | | Power-down mode | | 0.2 | mA |
| Encoder Analog Power Supply | I _{AVDD2} | Mode 1 | | 38.0 | mA |
| | | Mode 2 | | 34.9 | mA |
| | | Power-down mode | | 2.1 | mA |
| Digital Interface Supply Current | I _{DVDD_IO} | Mode 1 | | 3.0 | mA |
| | | Mode 2 | | 1.3 | mA |
| | | Power-down mode | | 0 | mA |

¹ Integral nonlinearity (INL) measures the deviation of the actual DAC transfer function from the ideal. For +ve INL, the actual line lies above the ideal line value. For -ve INL, the actual line lies below the ideal line value.

² Differential nonlinearity (DNL) measures the deviation of the actual DAC output voltage step from the ideal. For +ve DNL, the actual step value lies above the ideal step value. For -ve DNL, the actual step value lies below the ideal step value.

³ Mode 1 involves a 1080i, 60 Hz input to the ADV8005 receiver and a 720p, 60 Hz input to the ADV8005 TTL external OSD input. Both inputs are run through the frontend color space converters. The 1080i, 60 Hz video stream is deinterlaced and upscaled to 4k × 2k at 24 Hz. The 720p video stream is input to the OSD block and is blended onto the 4k × 2k at 24 Hz video stream using the OSD block scaler. Both HDMI transmitters are then driven using the 4k × 2k at 24 Hz output.

⁴ Mode 2 involves a 1080i, 60 Hz input to the ADV8005 receiver. This input is run through the front-end color space converter. The 1080i, 60 Hz video stream is deinterlaced and is output to HDMI Tx1. The secondary VSP is used to convert the 1080p video stream to 480i and is output using the SD encoder.

⁵ For normal operation, set the Tx PVDD5 and PVDD6 supplies to 1.845 V \pm 3%. However, if the ADV8005 die temperature is kept below 100°C, it is possible to use PVDD5 and PVDD6 with a reduced nominal voltage supply level of 1.8 V \pm 3%. It is possible to measure the die temperature (T_i) of the ADV8005 using the method outlined in the Thermal Considerations section. If using this reduced voltage level with Tx PVDD5 and PVDD6, it is the responsibility of the customer to ensure that the die temperature is below 100°C when used in the highest power mode of the application and at its highest ambient temperature.

ANALOG SPECIFICATIONS

Table 2.

| Parameter | Symbol | Test Conditions/Comments | Min | Тур | Max | Unit |
|---------------------------------------|------------------|---|------|-----|-----|------|
| OUTPUT | | | | | | |
| Low Drive Output Current (Full Scale) | | $R_{SET} = 4.12 \text{ k}\Omega$, $R_L = 300 \Omega$ | 3.95 | 4.3 | 4.5 | mA |
| Output Compliance | Voc | | 0 | | 1.4 | V |
| Output Capacitance | C _{OUT} | DAC1, DAC2, DAC3 | | 9 | | рF |
| | | DAC4, DAC5, DAC6 | | 9 | | pF |
| DAC | | | | | | |
| DAC-to-DAC Matching | | DAC1 to DAC6 | | 0.9 | | % |
| DAC Analog Output Skew | | DAC1 to DAC6 | | 0.2 | | ns |

DATA AND I²C TIMING CHARACTERISTICS

For input timing measurements, V_{IH} = DVDD_IO and V_{IL} = GND.

Table 3.

| Parameter | Symbol | Test Conditions/Comments | Min | Тур | Max | Unit |
|---|-----------------------------------|---|-----------------------|-----|-------------|------|
| TMDS CLOCK | | | | | | |
| TMDS Input Clock Frequency | | | 25 | | 297 | MHz |
| TMDS Output Clock Frequency | | | 25 | | 297 | MHz |
| CLOCK AND CRYSTAL | | | | | | |
| Crystal (XTAL) Frequency | | | | 27 | | MHz |
| Stability | | | | | ±50 | ppm |
| Video Input Clock Frequency Range | | | | | | |
| Primary | | | 13.5 | | 162 | MHz |
| Secondary | | | 13.5 | | 162 | MHz |
| Video Output Clock Frequency Range | | | 13.5 | | 162 | MHz |
| Serial Clock Frequency | | | | | | |
| Serial Port 1 (SCK1) | | | | | 50 | MHz |
| Serial Port 2 (SCK2) | | | 11.5 | | 81 | MHz |
| Serial Port 3 (VBI_SCK) | | | | | 27 | MHz |
| Audio Frequency | | | | | | |
| SCLK | | | | | 49.152 | MHz |
| MCLK | | | | | 98.304 | MHz |
| DSD_CLK | | | | | 5.6448 | MHz |
| FAST I ² C PORTS ¹ | | See Figure 3 | | | | |
| SCL Frequency | | | | | 400 | kHz |
| SCL Minimum Pulse Width High | t ₁ | | 600 | | | ns |
| SCL Minimum Pulse Width Low | t ₂ | | 1.3 | | | μs |
| Start Condition Hold Time | t ₃ | | 600 | | | ns |
| Start Condition Setup Time | t ₄ | | 600 | | | ns |
| SDA Setup Time | t ₅ | | 100 | | | ns |
| SCL and SDA Rise Time | t ₆ | | | | 300 | ns |
| SCL and SDA Fall Time | t ₇ | | | | 300 | ns |
| Stop Condition Setup Time | t ₈ | | 0.6 | | | μs |
| SERIAL PORT ^{2,3} | | | | | | |
| Master Serial Port (Serial Port 2) | | See Figure 4, Figure 5, and Figure 6 | | | | |
| CS2 Falling Edge to SCK2 Rising/Falling Edge | t ₉ , t ₁₀ | t ₉ or t ₁₀ , depending on the values of CPHA and CPOL | 1 × SCK2 ⁴ | | 1.5 × SCK2⁴ | ns |
| SCK2 Rising/Falling Edge to CS2 Rising Edge | t ₁₁ , t ₁₂ | t ₁₁ or t ₁₂ , depending on the values of CPHA and CPOL | 1 × SCK2⁴ | | 1.5 × SCK2⁴ | ns |


| Parameter | Symbol | Test Conditions/Comments | Min | Тур | Max | Unit |
|---|-----------------------------------|---|--------------------------|-----------------------|--------------------------|--------------|
| CS2 Pulse Width | t ₁₃ | | 1880 | | 1900 | ns |
| SCK2 High Time | t ₁₄ | | $0.45 \times SCK2^4$ | | $0.55 \times SCK2^4$ | % duty cycle |
| SCK2 Low Time | | | $0.45 \times SCK2^4$ | | $0.55 \times SCK2^4$ | % duty cycle |
| MOSI2 Start of Data Invalid to SCK2 Falling Edge | t ₁₅ | SPI Mode 0, SPI Mode 3 | | | 1.45 | ns |
| CS2 Start of Data Invalid to SCK2 Falling Edge | t ₁₅ | SPI Mode 0, SPI Mode 3 | | | 1.21 | ns |
| SCK2 Falling Edge to MOSI2 End of Data Invalid | t ₁₆ | SPI Mode 0, SPI Mode 3 | | | 0.08 | ns |
| SCK2 Falling Edge to CS2 End of Data Invalid | t ₁₆ | SPI Mode 0, SPI Mode 3 | | | 0.19 | ns |
| MISO2 Setup Time | t ₁₇ | Valid regardless of the SCK2 active edge used | 11.19 | | | ns |
| MISO2 Hold Time | t ₁₈ | Valid regardless of the SCK2 active edge used | 0.0 | | | ns |
| MOSI2 Start of Data Invalid to SCK2 Rising Edge | t ₁₉ | SPI Mode 1, SPI Mode 2 | | | 1.45 | ns |
| CS2 Start of Data Invalid to SCK2 Rising Edge | t ₁₉ | SPI Mode 1, SPI Mode 2 | | | 1.21 | ns |
| SCK2 Rising Edge to MOSI2 End of Data Invalid | t ₂₀ | SPI Mode 1, SPI Mode 2 | | | 0.08 | ns |
| SCK2 Rising Edge to CS2 End of Data Invalid | t ₂₀ | SPI Mode 1, SPI Mode 2 | | | 0.19 | ns |
| MISO2 Setup Time | t ₂₁ | Valid regardless of the SCK2 active edge used | 11.19 | | | ns |
| MISO2 Hold Time | t ₂₂ | Valid regardless of the SCK2 active edge used | 0.0 | | | ns |
| Slave Mode (Serial Port 1) | | See Figure 7, Figure 8, and Figure 9 | | | | |
| CS1 Falling Edge to SCK1 Rising/Falling Edge | t ₂₃ , t ₂₄ | t ₂₃ or t ₂₄ , depending on the values of CPHA and CPOL | 50.0 | | | ns |
| SC <u>K1 R</u> ising/Falling Edge to CS1 Rising Edge | t ₂₅ , t ₂₆ | t ₂₅ or t ₂₆ , depending on the values of CPHA and CPOL | 50.0 | | | ns |
| CS1 Pulse Width | t ₂₇ | | | 5 × SCK1 ⁴ | | ns |
| SCK1 High Time | t ₃₀ | | 0.45 × SCK1 ⁴ | | 0.55 × SCK1 ⁴ | % duty cycle |
| SCK1 Low Time | | | 0.45 × SCK1 ⁴ | | 0.55 × SCK1 ⁴ | % duty cycle |
| MOSI1 Setup Time | t ₃₁ | SPI Mode 0, SPI Mode 3 | 1.63 | | | ns |
| MOSI1 Hold Time | t ₃₂ | SPI Mode 0, SPI Mode 3 | 0.66 | | | ns |
| SCK1 Falling Edge to MISO1 Start of Data Invalid | t ₃₃ | SPI Mode 0, SPI Mode 3 | | | 5.7 | ns |
| SCK1 Falling Edge to MISO1 End of Data Invalid | t ₃₄ | SPI Mode 0, SPI Mode 3 | | | 12.16 | ns |
| MOSI1 Setup Time | t ₃₅ | SPI Mode 1, SPI Mode 2 | 1.63 | | | ns |
| MOSI1 Hold Time | t ₃₆ | SPI Mode 1, SPI Mode 2 | 0.66 | | | ns |
| SCK1 Rising Edge to MISO1 Start of Data Invalid | t ₃₇ | SPI Mode 1, SPI Mode 2 | | | 5.7 | ns |
| SCK1 Rising Edge to MISO1 End of Data Invalid | t ₃₈ | SPI Mode 1, SPI Mode 2 | | | 12.16 | ns |
| Slave Mode (Serial Port 3) | | See Figure 10 | | | | |
| VBI_SCK High Time | t ₃₉ | | $0.45 \times VBI_SCK^4$ | | $0.55 \times VBI_SCK^4$ | % duty cycle |
| VBI_SCK Low Time | | | $0.45 \times VBI_SCK^4$ | | $0.55 \times VBI_SCK^4$ | % duty cycle |
| VBI_CS Pulse Width | | | | $5 \times VBI_SCK$ | | ns |
| VBI_CS, VBI_MOSI Setup Time | t ₄₀ | SPI Mode 0 only | 1.27 | | | ns |
| VBI_CS, VBI_MOSI Hold Time | t ₄₁ | SPI Mode 0 only | 0.15 | | | ns |

| Parameter | Symbol | Test Conditions/Comments | Min | Тур | Max | Unit |
|---|------------------------|----------------------------|-----------------------------|-----|-----------------------------|--------------|
| SPI Passthrough Mode | | See Figure 11 | | | | |
| Data Transition on SCK1 to Start of Data Invalid on SCK2 | t ₄₂ | | | | 4.97 | ns |
| Data Transition on SCK1 to End of Data Invalid on SCK2 | t ₄₃ | | | | 10.10 | ns |
| Data Transition on MOSI1 to Start of Data Invalid on MOSI2 | t ₄₂ | | | | 5.32 | ns |
| Data Transition on MOSI1 to End of Data Invalid on MOSI2 | t ₄₃ | | | | 10.82 | ns |
| Data Transition on MISO2 to Start of Data Invalid on MISO1 | t ₄₂ | | | | 4.36 | ns |
| Data Transition on MISO2 to End of Data Invalid on MISO1 | t ₄₃ | | | | 8.85 | ns |
| Data Transition on CS1 to Start of Data Invalid on CS2 | t ₄₂ | | | | 5.32 | ns |
| Data Transition on CS1 to End of Data Invalid on CS2 | t ₄₃ | | | | 10.91 | ns |
| RESET FUNCTION | | | | | | |
| Reset Pulse Width | | | 5 | | | ms |
| VIDEO DATA AND CONTROL INPUTS ³ | | See Figure 12 to Figure 16 | | | | |
| PCLK High Time | t ₄₄ | | 0.45 × PCLK ⁴ | | 0.55 × PCLK ⁴ | % duty cycle |
| PCLK Low Time | | | 0.45 × PCLK ⁴ | | 0.55 × PCLK ⁴ | % duty cycle |
| OSD_CLK High Time | t ₅₁ | OSD_CLK signal of Pin A3 | 0.45 × OSD_CLK ⁴ | | 0.55 × OSD_CLK ⁴ | % duty cycle |
| OSD_CLK Low Time | | OSD_CLK signal of Pin A3 | 0.45 × OSD_CLK ⁴ | | 0.55 × OSD_CLK ⁴ | % duty cycle |
| — Main Video Input, SDR and DDR Modes Setup Time (Data Latched on Rising Edge) | t ₄₅ | _ 3 | 1.28 | | _ | ns |
| Main Video Input, SDR and DDR Modes Hold Time (Data Latched on Rising Edge) | t 46 | | 1.67 | | | ns |
| Main Video Input, DDR Mode Setup Time (Data Latched on Falling Edge) | t ₄₇ | | 1.28 | | | ns |
| Main Video Input, DDR Mode Hold Time (Data Latched on Falling Edge) | t ₄₈ | | 1.67 | | | ns |
| Interleaved Video Input, SDR Setup Time (Data Latched on Rising Edge) | t ₄₉ | Used for 300 MHz TTL data | 1.28 | | | ns |
| Interleaved Video Input, SDR Hold Time (Data Latched on Rising Edge) | t ₅₀ | Used for 300 MHz TTL data | 1.67 | | | ns |
| External OSD Input, SDR and DDR Modes Setup Time (Data Latched on Rising Edge) | t ₅₂ | | 1.28 | | | ns |
| External OSD Input, SDR and DDR Modes Hold Time (Data Latched on Rising Edge) | t ₅₃ | | 1.67 | | | ns |
| External OSD Input, DDR Mode Setup Time (Data Latched on Rising Edge) | t ₅₄ | | 1.28 | | | ns |
| External OSD Input, DDR Mode Hold Time (Data Latched on Rising Edge) | t ₅₅ | | 1.67 | | | ns |

| Parameter | Symbol | Test Conditions/Comments | Min | Тур | Max | Unit |
|---|------------------------|-----------------------------|-----------------------------|-----|--------------------------|--------------|
| VIDEO DATA AND CONTROL OUTPUTS ³ | | See Figure 17 and Figure 18 | | | | |
| OSD_CLK High Time | t ₅₆ | | 0.40 × OSD_CLK⁴ | | $0.60 \times OSD_CLK^4$ | % duty cycle |
| OSD_CLK Low Time | | | 0.40 × OSD_CLK ⁴ | | $0.60 \times OSD_CLK^4$ | % duty cycle |
| Data and Control Start of Data Invalid to OSD_CLK Active Edge (Data Latched on Falling Edge) | t ₅₇ | | | | 0.3 | ns |
| OSD_CLK Active Edge to Data and Control End of Data Invalid (Data Latched on Falling Edge) | t ₅₈ | | | | 1.66 | ns |
| Data and Control Start of Data Invalid to OSD_CLK Active Edge (Data Latched on Rising Edge) | t ₅₉ | | | | 0.62 | ns |
| OSD_CLK Active Edge to Data and Control End of Data Invalid (Data Latched on Rising Edge) | t ₆₀ | | | | 1.12 | ns |
| S/PDIF INPUT ³ | | See Figure 19 and Figure 20 | | | | |
| MCLK High Time | t ₆₁ | | 0.45 × MCLK ⁴ | | $0.55 \times MCLK^4$ | % duty cycle |
| MCLK Low Time | | | $0.45 \times MCLK^4$ | | $0.55 \times MCLK^4$ | % duty cycle |
| S/PDIF Data Setup Time | t ₆₂ | | 1.4 | | | ns |
| S/PDIF Data Hold Time | t ₆₃ | | 1.38 | | | ns |
| I ² S PORT, SLAVE MODE ³ | | See Figure 21 | | | | |
| SCLK High Time | t ₆₄ | | 0.45 × SCLK ⁴ | | $0.55 \times SCLK^4$ | % duty cycle |
| SCLK Low Time | | | 0.45 × SCLK ⁴ | | $0.55 \times SCLK^4$ | % duty cycle |
| I ² S Data Setup Time | t ₆₅ | | 1.91 | | | ns |
| I ² S Data Hold Time | t ₆₆ | | 1.1 | | | ns |
| DSD PORT ³ | | See Figure 26 | | | | |
| DSD_CLK High Time | t ₆₇ | | 0.45 × DSD_CLK ⁴ | | 0.55 × DSD_CLK⁴ | % duty cycle |
| DSD_CLK Low Time | | | 0.45 × DSD_CLK⁴ | | $0.55 \times DSD_CLK^4$ | % duty cycle |
| DSD Data Setup Time | t ₆₈ | | 1.66 | | | ns |
| DSD Data Hold Time | t ₆₉ | | 1.44 | | | ns |
| EXTERNAL SYNC TIMING MODE ³ | | See Figure 27 | | | | |
| REF_CLK High Time | t ₇₀ | | 0.45 × REF_CLK⁴ | | 0.55 × REF_CLK⁴ | % duty cycle |
| REF_CLK Low Time | | | 0.45 × REF_CLK⁴ | | 0.55 × REF_CLK⁴ | % duty cycle |
| REF Data Setup Time | t ₇₁ | | 1.35 | | | ns |
| REF Data Hold Time | t ₇₂ | | 1.33 | | | ns |

 ¹ It is possible to run I²C at faster speeds; however, it has been characterized to run only in fast mode.
 2 All serial port measurements are for the default polarity and phase settings (clock low in idle state and negative edge used).
 3 All measurements are guaranteed by design only.
 4 Specification is in clock periods; for example, 1 × SCK2 periods.

Timing Diagrams






Figure 4. Detailed SPI Master Timing Diagram (Serial Port 2)




Figure 5. Serial Port 2 Master Mode Timing (SPI Mode 0 and SPI Mode 3)




Figure 6. Serial Port 2 Master Mode Timing (SPI Mode 1 and SPI Mode 2) Rev. 0 | Page 11 of 52




Figure 7. Detailed SPI Slave Timing Diagram (Serial Port 1)




Figure 8. Serial Port 1 Slave Mode Timing (SPI Mode 0 and SPI Mode 3)




Figure 9. Serial Port 1 Slave Mode Timing (SPI Mode 1 and SPI Mode 2)




Figure 10. Serial Port 3 Slave Mode Timing (SPI Mode 0 Only)




Figure 11. SPI Passthrough Mode (Serial Port 1 and Serial Port 2)




Figure 12. Main Video Input, Noninterleaved SDR Video Data and Control Timing




Figure 13. Main Video Input, Noninterleaved DDR Video Data and Control Timing




Figure 14. Interleaved SDR Video Data and Control Input Timing




Figure 15. External OSD Input, Noninterleaved SDR Video Data and Control Timing




Figure 16. External OSD Input, Noninterleaved DDR Video Data and Control Timing




Figure 17. SDR Video Data and Control Output Timing (Data Launched on Falling Edge)




Figure 18. SDR Video Data and Control Output Timing (Data Launched on Rising Edge)




Figure 19. S/PDIF Input Timing, Data Latched on Rising Edge





Figure 20. S/PDIF Data Timing






Figure 22. I²S Standard Audio—Data Width of 16 Bits to 24 Bits per Channel




Figure 23. Serial Audio—Right Justified




Figure 24. Serial Audio—Left Justified





Figure 25. AES3 Direct Audio



ABSOLUTE MAXIMUM RATINGS

Table 4.

| 1 able 4. | | | | |
|---|----------------------------|--|--|--|
| Parameter | Rating | | | |
| AVDD1, ADDD2, DVDD_IO to GND | 3.9 V | | | |
| DVDD, PVDDx, CVDD1, AVDD3, AVDD4, DVDD_DDR, PVDD_DDR to GND | 2.2 V | | | |
| DVDD to Other 1.8 V Power Supplies ¹ | −0.3 V to +0.3 V | | | |
| PVDD1 to Other 1.8 V Power Supplies ¹ | −0.3 V to +0.3 V | | | |
| PVDD2 to Other 1.8 V Power Supplies ¹ | −0.3 V to +0.3 V | | | |
| PVDD3 to Other 1.8 V Power Supplies ¹ | −0.3 V to +0.3 V | | | |
| PVDD5 to Other 1.8 V Power Supplies ¹ | −0.3 V to +0.3 V | | | |
| PVDD6 to Other 1.8 V Power Supplies ¹ | −0.3 V to +0.3 V | | | |
| CVDD1 to Other 1.8 V Power Supplies ¹ | −0.3 V to +0.3 V | | | |
| AVDD3 to Other 1.8 V Power Supplies ¹ | −0.3 V to +0.3 V | | | |
| AVDD4 to Other 1.8 V Power Supplies ¹ | −0.3 V to +0.3 V | | | |
| DVDD_DDR to Other 1.8 V Power Supplies ¹ | -0.3 V to +0.3 V | | | |
| PVDD_DDR to Other 1.8 V Power Supplies ¹ | -0.3 V to +0.3 V | | | |
| Digital Inputs to GND | -0.3 V to DVDD_IO + 0.3 V | | | |
| Serial Video Inputs to GND | −0.3 V to CVDD1 + 0.3 V | | | |
| DDR_VREF to GND | -0.3 V to DVDD_DDR + 0.3 V | | | |
| DDR Inputs to GND | -0.3 V to DVDD_DDR + 0.3 V | | | |
| DDR Outputs to GND | -0.3 V to DVDD_DDR + 0.3 V | | | |
| 5 V Tolerant Digital Inputs to GND ² | −0.3 V to +5.5 V | | | |
| 1.8 V Analog Inputs to GND | -0.3 V to AVDD3 + 0.3 V | | | |
| 3.3 V Analog Inputs to GND | -0.3 V to AVDD2 + 0.3 V | | | |
| HDMI Digital Outputs to GND | -0.3 V to AVDD3 + 0.3 V | | | |
| Digital Outputs Voltage to GND | -0.3 V to DVDD_IO + 0.3 V | | | |
| Analog Outputs Voltage to GND ³ | -0.3 V to AVDD2 + 0.3 V | | | |
| Maximum Junction Temperature ($T_{J MAX}$) | 125℃ | | | |
| Storage Temperature Range | −65°C to +150°C | | | |
| Infrared Reflow Soldering (20 sec) | 260°C | | | |

¹ This includes the 1.8 V power supplies (DVDD, PVDD1, PVDD2, PVDD3, CVDD1, AVDD3, AVDD4, DVDD_DDR, and PVDD_DR) and the 1.845 V supplies (PVDD5 and PVDD6).

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

² The following inputs are 5 V tolerant:, DDC1_SCL, DDC2_SCL, DDC1_SDA, DDC2_SDA, HEAC_1-, HEAC_1+, HEAC_2-, HEAC_2+, RX_5V, and RX_HPD.

 $^{^3}$ Except the ELPF1 and ELPF2 outputs, which are kept to -0.3 V to PVDD3 + 0.3 V; the RTERM output, which is kept to -0.3 V to CVDD1 + 0.3 V; and the R_TX1 and R_TX2 outputs, which are kept to -0.3 V to PVDD5 + 0.3 V.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | |
|----|-----------------------------------|-----------------------------------|-----------------------------------|----------------|----------------|----------------|----------------|----------------|---------------|--------------|--------------|---------------|---------------|---------------|-------------|----------------|----------------|----------------|----------------|---------------|---------------|----------------|---------------|--------------------|
| A | OSD IN[23]/ EXT_ DIN[7] | OSD_ DE | OSD CLK/ EXT_ CLK | AUD_ IN[1] | AUD_ IN[2] | AUD_ IN[5] | ARC2_ OUT | MOSI1 | SCK2 | CS2 | RESET | XTALN | PVDD2 | DNC | DNC | CVDD1 | RX_C- | RX_0- | RX_1- | RX_2- | CVDD1 | RSET1 | VREF | Α |
| В | OSD_ IN[21]/ EXT_ DIN[5] | OSD_ IN[22]/ EXT_ DIN[6] | OSD_ VS | AUD_ IN[0] | AUD_ IN[3] | SFL | ARC1_ OUT | MISO1 | MOSI2 | MISO2 | ALSB | XTALP | PVDD1 | DNC | DNC | GND | RX_C+ | RX_0+ | RX_1+ | RX_2+ | GND | СОМР1 | DAC4 | В |
| С | OSD_ IN[19]/ EXT_ DIN[3] | OSD_ IN[20]/ EXT_ DIN[4] | GND | AUD_ IN[4] | DSD_ CLK | SCLK | SCL | SCK1 | GND | INT0 | PDN | GND | GND | DNC | REF_ CLK | RX_ HPD | AVDD1 | GND | GND | AVDD1 | AVDD1 | DAC5 | DAC6 | С |
| D | OSD_ IN[16]/ EXT_ DIN[0] | OSD_ IN[17]/ EXT_ DIN[1] | OSD_ IN[18]/ EXT_ DIN[2] | GND | DVDD_ IO | MCLK | SDA | CS1 | GND | INT1 | INT2 | DVDD_ IO | TEST1 | REF_ HS | REF_ VS | RX_5V | DNC | DNC | RTERM | AVDD2 | AVDD2 | DAC1 | DAC2 | D |
| E | OSD_ IN[13]/ VBI_SCK | OSD_ IN[14]/ VBI_MOSI | OSD_ IN[15]/ VBI_CS | DVDD_ IO | | | | | | | | | | | | | | | | TEST2 | GND | COMP2 | DAC3 | E |
| F | OSD_ IN[9] | OSD_ IN[10] | OSD_ IN[11] | OSD_ IN[12] | | | | | | | | | | | | | | • | | RSET2 | PVDD3 | GND | DNC | F |
| G | OSD_ IN[5] | OSD_ IN[6] | OSD_ IN[7] | OSD_ IN[8] | | | GND | GND | GND | DVDD | GND | GND | DVDD | GND | GND | GND | GND | | | ELPF1 | ELPF2 | GND | AVDD3 | G |
| Н | OSD_ IN[1] | OSD_ IN[2] | OSD_ IN[3] | OSD_ IN[4] | | | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | | | GND | GND | TX1_2+ | TX1_2- | Н |
| J | DE | нѕ | OSD_ HS | OSD_ IN[0] | | | DVDD | GND | GND | GND | GND | GND | GND | GND | GND | GND | DVDD | | | DDC1_ SDA | GND | TX1_1+ | TX1_1- | J |
| K | vs | PCLK | DVDD_ IO | DVDD_ IO | | | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | | | DDC1_ SCL | GND | TX1_0+ | TX1_0- | K |
| L | P[32] | P[33] | P[34] | P[35] | | | DVDD | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | | | HPD_ TX1 | GND | TX1_C+ | TX1_C- | L |
| M | P[28] | P[29] | P[30] | P[31] | | | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | | | R_TX1 | PVDD5 | HEAC_ 1+ | HEAC_ 1- | M |
| N | P[24] | P[25] | P[26] | P[27] | | | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | | | DNC | PVDD5 | AVDD4 | AVDD3 | N |
| Р | P[20] | P[21] | P[22] | P[23] | | | DVDD | GND | GND | GND | GND | GND | GND | GND | GND | GND | DVDD | | | DDC2_ SCL | GND | TX2_2+ | TX2_2- | Р |
| R | P[16] | P[17] | P[18] | P[19] | | | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | | | DDC2_ SDA | GND | TX2_1+ | TX2_1- | R |
| т | P[14] | P[15] | GND | GND | | | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | | | HPD_ TX2 | GND | TX2_0+ | TX2_0- | Т |
| U | P[10] | P[11] | P[12] | P[13] | | | GND | GND | DVDD | GND | GND | DVDD | GND | GND | DVDD | GND | GND | | | R_TX2 | GND | TX2_C+ | TX2_C- | U |
| v | P[6] | P[7] | P[8] | P[9] | | | | | | | | | | | | | | | | GND | PVDD6 | HEAC_ 2+ | HEAC_ 2- | V |
| w | P[2] | P[3] | P[4] | P[5] | | | | | | | | | | | | | | | | TEST3 | PVDD6 | AVDD4 | AVDD4 | w |
| Y | P[0] | P[1] | DDR_ DQS[2] | GND | DDR_ DQ[23] | DVDD_ DDR | DDR_ DQS[3] | GND | DDR_ A[11] | DVDD_ DDR | DDR_ A[4] | GND | DDR_ CAS | DVDD_ DDR | DDR_ CK | GND | DDR_ DQ[9] | DVDD_ DDR | DDR_ DQ[14] | GND | DDR_ DQ[6] | PVDD_ DDR | GND | Υ |
| AA | DDR_ DQ[18] | GND | GND | DDR_ DQS[2] | DDR_ DQ[26] | DVDD_ DDR | DDR_ DQS[3] | DDR_ A[13] | DDR_ A[8] | DVDD_ DDR | DDR_ A[2] | GND | DDR_ CS | DVDD_ DDR | DDR_ CK | GND | DDR_ DQ[11] | DVDD_ DDR | DDR_ DM[1] | DDR_ DM[0] | GND | GND | DDR_ DQ[3] | AA |
| АВ | DDR_ DQ[21] | DDR_ DQ[19] | DDR_ DQ[17] | DDR_ DM[2] | DDR_ DQ[30] | DDR_ DM[3] | DDR_ DQ[31] | DDR_ DQ[29] | DDR_ A[12] | DDR_ A[6] | DDR_ A[3] | DDR_ A[0] | DDR_ BA[0] | DDR_ RAS | DDR_ CKE | DDR_ DQ[12] | DDR_ DQS[1] | DDR_ DQ[8] | DDR_ DQ[13] | DDR_ DQ[0] | DDR_ DQ[5] | DDR_ DQS[0] | DDR_ DQ[4] | AB |
| AC | DDR_ DQ[16] | DDR_ DQ[20] | DDR_ DQ[22] | DDR_ DQ[25] | DDR_ DQ[28] | DDR_ DQ[27] | DDR_ DQ[24] | DDR_ A[9] | DDR_ A[5] | DDR_ A[7] | DDR_ A[1] | DDR_ A[10] | DDR_ BA[1] | DDR_ BA[2] | DDR_ WE | DDR_ VREF | DDR_ DQ[10] | DDR_ DQS[1] | DDR_ DQ[15] | DDR_ DQ[7] | DDR_ DQ[2] | DDR_ DQS[0] | DDR_ DQ[1] | AC 2074-029 |
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 120 |

Figure 28. ADV8005KBCZ-8A and ADV8005KBCZ-8N Pin Configuration

Table 5. ADV8005KBCZ-8A and ADV8005KBCZ-8N Pin Function Descriptions

| Pin No. | Mnemonic | Туре | Description |
|---------|-----------------------|---|--|
| A1 | OSD_IN[23]/EXT_DIN[7] | OSD video input/ miscellaneous digital | External OSD Video Pixel Input Port 23 (OSD_IN[23]). Additional TTL Input for External ITU-R BT.656 Video Data (EXT_DIN[7]). |
| A2 | OSD_DE | OSD video sync | Data Enable for the OSD Input Port. |
| A3 | OSD_CLK/EXT_CLK | OSD video sync | Pixel Clock for the OSD Input Port (OSD_CLK). Pixel Clock for External Video Data (EXT_CLK). |
| A4 | AUD_IN[1] | Audio input | l ² S0/DSD1 Audio Input. |
| A5 | AUD_IN[2] | Audio input | I ² S1/DSD2 Audio Input. |
| A6 | AUD_IN[5] | Audio input | Left/Right Clock/DSD5 Audio Input. |
| A7 | ARC2_OUT | Audio output | Audio Return Channel for HDMI Tx2. |
| A8 | MOSI1 | Serial port control | Master Output Slave Input (Serial Port 1). Serial Port 1 is used for OSD control. |
| A9 | SCK2 | Serial port control | Serial Clock (Serial Port 2). Serial Port 2 is used for the external flash ROM. |
| A10 | CS2 | Serial port control | Chip Select (Serial Port 2). Serial Port 2 is used for the external flash ROM. |
| A11 | RESET | Miscellaneous digital | Reset Pin. |

| Pin No. | Mnemonic | Туре | Description |
|---------|-----------------------|--|---|
| A12 | XTALN | Miscellaneous 1.8 V | Crystal Output Pin. Leave this pin floating if a clock oscillator is used. |
| | | Analog ¹ | |
| A13 | PVDD2 | Power | PLL Digital Supply Voltage (1.8 V). |
| A14 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. |
| A15 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. |
| A16 | CVDD1 | Power | Comparator Supply Voltage (1.8 V). |
| A17 | RX_C- | Rx input | Rx Clock Complement Input. |
| A18 | RX_0- | Rx input | Rx Channel 0 Complement Input. |
| A19 | RX_1- | Rx input | Rx Channel 1 Complement Input. |
| A20 | RX_2- | Rx input | Rx Channel 2 Complement Input. |
| A21 | CVDD1 | Power | Comparator Supply Voltage (1.8 V). |
| A22 | RSET1 | Miscellaneous analog ¹ | Resistor Current Setting for DAC1, DAC2, and DAC3. Place the RSET1 resistor as close as possible to the ADV8005. |
| A23 | VREF | Miscellaneous analog ¹ | Optional External Voltage Reference Input for DACx or Voltage Reference Output. Place VREF voltage components as close as possible to the ADV8005. |
| B1 | OSD_IN[21]/EXT_DIN[5] | OSD video input/ miscellaneous digital | External OSD Video Pixel Input Port 21 (OSD_IN[21]). Additional TTL Input for External ITU-R BT.656 Video Data (EXT_DIN[5]). |
| B2 | OSD_IN[22]/EXT_DIN[6] | OSD video input/ miscellaneous digital | External OSD Video Pixel Input Port 22 (OSD_IN[22]). Additional TTL Input for External ITU-R BT.656 Video Data (EXT_DIN[6]). |
| В3 | OSD_VS | OSD video sync | Vertical Sync for the OSD Input Port. |
| B4 | AUD IN[0] | Audio input | S/PDIF/DSD0 Audio Input. |
| B5 | AUD_IN[3] | Audio input | I ² S2/DSD3 Audio Input. |
| B6 | SFL | SFL | Subcarrier Frequency Lock Signal. |
| B7 | ARC1_OUT | Audio output | Audio Return Channel for HDMI Tx1. |
| B8 | MISO1 | Serial port control | Master Input Slave Output (Serial Port 1). Serial Port 1 is used for OSD control. |
| В9 | MOSI2 | Serial port control | Master Output Slave Input (Serial Port 2). Serial Port 2 is used for the external flash ROM. |
| B10 | MISO2 | Serial port control | Master Input Slave Output (Serial Port 2). Serial Port 2 is used for the external flash ROM. |
| B11 | ALSB | I ² C control | This pin sets the LSB of the I ² C address. When the ALSB pin is set low, the I ² C address is 0x18; when the ALSB pin is set high, the I ² C address is 0x1A. |
| B12 | XTALP | Miscellaneous 1.8 V Analog ¹ | Input Pin for 27 MHz Crystal or an External 1.8 V, 27 MHz Clock Oscillator Source to Clock the ADV8005. |
| B13 | PVDD1 | Power | PLL Analog Supply Voltage (1.8 V). |
| B14 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. |
| B15 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. |
| B16 | GND | GND | Ground. |
| B17 | RX_C+ | Rx input | Rx Clock True Input. |
| B18 | RX_0+ | Rx input | Rx Channel 0 True Input. |
| B19 | RX_1+ | Rx input | Rx Channel 1 True Input. |
| B20 | RX_2+ | Rx input | Rx Channel 2 True Input. |
| B21 | GND | GND | Ground. |
| B22 | COMP1 | Miscellaneous analog ¹ | Compensation Pin. Connect a 2.2 nF capacitor from COMP1 to AVDD2. |
| B23 | DAC4 | Analog video output | Encoder DAC4 Output. |
| C1 | OSD_IN[19]/EXT_DIN[3] | OSD video input/ miscellaneous digital | External OSD Video Pixel Input Port 19 (OSD_IN[19]). Additional TTL Input for External ITU-R BT.656 Video Data (EXT_DIN[3]). |
| C2 | OSD_IN[20]/EXT_DIN[4] | OSD video input/ miscellaneous digital | External OSD Video Pixel Input Port 20 (OSD_IN[20]). Additional TTL Input for External ITU-R BT.656 Video Data (EXT_DIN[4]). |
| C3 | GND | GND | Ground. |
| C4 | AUD_IN[4] | Audio input | I ² S3/DSD4 Audio Input. |
| C5 | DSD_CLK | Audio input | DSD Audio Clock Input. |
| C6 | SCLK | Audio input | I ² S Bit Clock Input. |
| C7 | SCL | I ² C control | I^2 C Clock Input. SCL is open drain; use a 4.7 kΩ resistor to connect this pin to a 3.3 V supply. |
| C8 | SCK1 | Serial port control | Serial Clock (Serial Port 1). Serial Port 1 is used for OSD control. |
| C9 | GND | GND | Ground. |
| C10 | INTO | Miscellaneous digital | Interrupt Pin 0. When the status bits change, this pin is triggered. |
| C11 | PDN | Miscellaneous digital | Power-Down. This pin controls the power state of the ADV8005. |
| C12 | GND | GND | Ground. |
| C13 | GND | GND | Ground. |

| Pin No. | Mnemonic | Туре | Description | | | | | |
|---------|-----------------------|---|--|--|--|--|--|--|
| C14 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | | | |
| C15 | REF_CLK | Digital input | Reference Clock Input for the Master Timing Block. | | | | | |
| C16 | RX_HPD | Rx input | Hot Plug Assert Signal Output for the Rx Input. | | | | | |
| C17 | AVDD1 | Power | HDMI Rx Inputs Analog Supply (3.3 V). | | | | | |
| C18 | GND | GND | Ground. | | | | | |
| C19 | GND | GND | Ground. | | | | | |
| C20 | AVDD1 | Power | HDMI Rx Inputs Analog Supply (3.3 V). | | | | | |
| C21 | AVDD1 | Power | HDMI Rx Inputs Analog Supply (3.3 V). | | | | | |
| C22 | DAC5 | Analog video output | Encoder DAC5 Output. | | | | | |
| C23 | DAC6 | Analog video output | Encoder DAC6 Output. | | | | | |
| D1 | OSD_IN[16]/EXT_DIN[0] | OSD video input/ miscellaneous digital | External OSD Video Pixel Input Port 16 (OSD_IN[16]). Additional TTL Input for External ITU-R BT.656 Video Data (EXT_DIN[0]). | | | | | |
| D2 | OSD_IN[17]/EXT_DIN[1] | OSD video input/ miscellaneous digital | External OSD Video Pixel Input Port 17 (OSD_IN[17]). Additional TTL Input for External ITU-R BT.656 Video Data (EXT_DIN[1]). | | | | | |
| D3 | OSD_IN[18]/EXT_DIN[2] | OSD video input/ miscellaneous digital | External OSD Video Pixel Input Port 18 (OSD_IN[18]). Additional TTL Input for External ITU-R BT.656 Video Data (EXT_DIN[2]). | | | | | |
| D4 | GND | GND | Ground. | | | | | |
| D5 | DVDD_IO | Power | Digital Interface Supply (3.3 V). | | | | | |
| D6 | MCLK | Audio input | Master Clock for S/PDIF Input Audio. | | | | | |
| D7 | SDA | I ² C control | l ² C Data Input. SDA is open drain; use a 4.7 kΩ resistor to connect this pin to a 3.3 V supply. | | | | | |
| D8 | CS1 | Serial port control | Chip Select (Serial Port 1). Serial Port 1 is used for OSD control. | | | | | |
| D9 | GND | GND | Ground. | | | | | |
| D10 | INT1 | Miscellaneous digital | Interrupt Pin for HDMI Transmitter Outputs. When the status bits change, an interrupt | | | | | |
| D11 | INT2 | Miscellaneous digital | is generated on this pin. Interrupt Pin for HDMI Receiver Inputs. When the status bits change, an interrupt is | | | | | |
| | | | generated on this pin. | | | | | |
| D12 | DVDD_IO | Power | Digital Interface Supply (3.3 V). | | | | | |
| D13 | TEST1 | Miscellaneous digital | Test Pin. Float this pin. | | | | | |
| D14 | REF_HS | Digital input | Reference Horizontal Sync Input for the Master Timing Block. | | | | | |
| D15 | REF_VS | Digital input | Reference Vertical Sync Input for the Master Timing Block. | | | | | |
| D16 | RX_5V | Rx input | 5 V Detect Pin for the Receiver Input. | | | | | |
| D17 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | | | |
| D18 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | | | |
| D19 | RTERM | HDMI Rx input | This pin sets the internal termination resistance. Use a 500 Ω resistor between this pin and GND. Place the RTERM resistor as close as possible to the ADV8005. | | | | | |
| D20 | AVDD2 | Power | Analog Power Supply (3.3 V). | | | | | |
| D21 | AVDD2 | Power | Analog Power Supply (3.3 V). | | | | | |
| D22 | DAC1 | Analog video output | Encoder DAC1 Output. | | | | | |
| D23 | DAC2 | Analog video output | Encoder DAC2 Output. | | | | | |
| E1 | OSD_IN[13]/VBI_SCK | OSD video input/ miscellaneous digital | External OSD Video Pixel Input Port 13 (OSD_IN[13]). Serial Clock for Video Blanking Interval (VBI) Data Serial Port 3 (VBI_SCK). | | | | | |
| E2 | OSD_IN[14]/VBI_MOSI | OSD video input/ miscellaneous digital | External OSD Video Pixel Input Port 14 (OSD_IN[14]). Master Output Slave Input for VBI Data Serial Port 3 (VBI_MOSI). | | | | | |
| E3 | OSD_IN[15]/VBI_CS | OSD video input/ miscellaneous digital | External OSD Video Pixel Input Port 15 (OSD_IN[15]). Chip Select for VBI Data Serial Port 3(VBI_CS). | | | | | |
| E4 | DVDD_IO | Power | Digital Interface Supply (3.3 V). | | | | | |
| E20 | TEST2 | Miscellaneous analog | Test Pin. Float this pin. | | | | | |
| E21 | GND | GND | Ground. | | | | | |
| E22 | COMP2 | Miscellaneous analog ¹ | Compensation Pin. Connect a 2.2 nF capacitor to AVDD2. | | | | | |
| E23 | DAC3 | Analog video output | Encoder DAC3 Output. | | | | | |
| F1 | OSD_IN[9] | OSD video input | External OSD Video Pixel Input Port 9. | | | | | |
| F2 | OSD_IN[10] | OSD video input | External OSD Video Pixel Input Port 10. | | | | | |
| F3 | OSD_IN[11] | OSD video input | External OSD Video Pixel Input Port 11. | | | | | |
| F4 | OSD_IN[12] | OSD video input/ miscellaneous digital | External OSD Video Pixel Input Port 12. | | | | | |
| F20 | RSET2 | Miscellaneous analog ¹ | Resistor Current Setting for DAC4, DAC5, and DAC6. Place the RSET2 resistor as close as possible to the ADV8005. | | | | | |
| F21 | PVDD3 | Power | PLL Supply (1.8 V). | | | | | |

| Pin No. | Mnemonic | Туре | Description | | | | |
|------------|------------|-----------------------------------|---|--|--|--|--|
| F22 | GND | GND | Ground. | | | | |
| F23 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | | |
| G1 | OSD_IN[5] | OSD video input | External OSD Video Pixel Input Port 5. | | | | |
| G2 | OSD_IN[6] | OSD video input | External OSD Video Pixel Input Port 6. | | | | |
| G3 | OSD_IN[7] | OSD video input | External OSD Video Pixel Input Port 7. | | | | |
| G4 | OSD_IN[8] | OSD video input | External OSD Video Pixel Input Port 8. | | | | |
| G7 | GND | GND | Ground. | | | | |
| G8 | GND | GND | Ground. | | | | |
| G9 | GND | GND | Ground. | | | | |
| G10 | DVDD | Power | Digital Power Supply (1.8 V). | | | | |
| G11 | GND | GND | Ground. | | | | |
| G12 | GND | GND | Ground. | | | | |
| G13 | DVDD | Power | Digital Power Supply (1.8 V). | | | | |
| G14 | GND | GND | Ground. | | | | |
| G15 | GND | GND | Ground. | | | | |
| G16 | GND | GND | Ground. | | | | |
| G17 | GND | GND | Ground. | | | | |
| G20 | ELPF1 | Miscellaneous analog ¹ | External Loop Filter for PLL 1. Connect to PVDD3. | | | | |
| G21 | ELPF2 | Miscellaneous analog ¹ | External Loop Filter for PLL 2. Connect to PVDD3. | | | | |
| G22 | GND | GND | Ground. | | | | |
| G23 | AVDD3 | Power | HDMI Tx1 Analog Power Supply (1.8 V). | | | | |
| H1 | OSD_IN[1] | OSD video input | External OSD Video Pixel Input Port 1. | | | | |
| H2 | OSD_IN[2] | OSD video input | External OSD Video Pixel Input Port 2. | | | | |
| H3 | OSD_IN[3] | OSD video input | External OSD Video Pixel Input Port 3. | | | | |
| H4 | OSD_IN[4] | OSD video input | External OSD Video Pixel Input Port 4. | | | | |
| H7 | GND | GND | Ground. | | | | |
| H8 | GND | GND | Ground. | | | | |
| H9 | GND | GND | Ground. | | | | |
| H10 | GND | GND | Ground. | | | | |
| H11 | GND | GND | Ground. Ground. | | | | |
| H12 | GND GND | GND | Ground. | | | | |
| H13 H14 | GND | GND GND | Ground. | | | | |
| H15 | GND | GND | Ground. | | | | |
| H16 | GND | GND | Ground. | | | | |
| H17 | GND | GND | Ground. | | | | |
| H20 | GND | GND | Ground. | | | | |
| H21 | GND | GND | Ground. | | | | |
| H22 | TX1_2+ | HDMI Tx1 | HDMI1 Channel 2 True Output. | | | | |
| H23 | TX1_2- | HDMI Tx1 | HDMI1 Channel 2 Complement Output. | | | | |
| J1 | DE DE | Digital video sync | Data Enable for Digital Input Video. | | | | |
| J2 | HS | Digital video sync | Horizontal Sync for Digital Input Video. | | | | |
| J3 | OSD_HS | Digital video sync | Horizontal Sync for the OSD Input Port. | | | | |
| J4 | OSD_IN[0] | OSD video input | External OSD Video Pixel Input Port 0. | | | | |
| J7 | DVDD | Power | Digital Power Supply (1.8 V). | | | | |
| J8 | GND | GND | Ground. | | | | |
| J9 | GND | GND | Ground. | | | | |
| J10 | GND | GND | Ground. | | | | |
| J11 | GND | GND | Ground. | | | | |
| J12 | GND | GND | Ground. | | | | |
| J13 | GND | GND | Ground. | | | | |
| J14 | GND | GND | Ground. | | | | |
| J15 | GND | GND | Ground. | | | | |
| J16 | GND | GND | Ground. | | | | |
| J17 | DVDD | Power | Digital Power Supply (1.8 V). | | | | |
| 317 | 1 0 1 0 0 | 1 00001 | Digital 1 Oveci Supply (1.0 v). | | | | |

| Pin No. | Mnemonic | Туре | Description |
|------------|------------|---------------------|---|
| J20 | DDC1_SDA | HDMI Tx1 | HDCP Slave Serial Data for HDMI Tx1. This pin is open drain; use a 2 k Ω resistor to connect this pin to the HDMI transmitter 5 V supply. |
| J21 | GND | GND | Ground. |
| J22 | TX1_1+ | HDMI Tx1 | HDMI1 Channel 1 True Output. |
| J23 | TX1_1- | HDMI Tx1 | HDMI1 Channel 1 Complement Output. |
| K1 | VS | Digital video sync | Vertical Sync for Digital Input Video. |
| K2 | PCLK | Digital video sync | Pixel Clock for Digital Input Video. |
| K3 | DVDD_IO | Power | Digital Interface Supply (3.3 V). |
| K4 | DVDD_IO | Power | Digital Interface Supply (3.3 V). |
| K7 | GND | GND | Ground. |
| K8 | GND | GND | Ground. |
| K9 | GND | GND | Ground. |
| K10 | GND | GND | Ground. |
| K11 | GND | GND | Ground. |
| K12 | GND | GND | Ground. |
| K13 | GND | GND | Ground. |
| K14 | GND | GND | Ground. |
| K15 | GND | GND | Ground. |
| K16 | GND | GND | Ground. |
| K17 | GND | GND | Ground. |
| K20 | DDC1_SCL | HDMI Tx1 | HDCP Slave Serial Clock for HDMI Tx1. This pin is open drain; use a 2 k Ω resistor to connect this pin to the HDMI transmitter 5 V supply. |
| K21 | GND | GND | Ground. |
| K22 | TX1_0+ | HDMI Tx1 | HDMI1 Channel 0 True Output. |
| K23 | TX1_0- | HDMI Tx1 | HDMI1 Channel 0 Complement Output. |
| L1 | P[32] | Digital video input | Digital Video Input 32 of Bus (P[35] to P[0]). |
| L2 | P[33] | Digital video input | Digital Video Input 33 of Bus (P[35] to P[0]). |
| L3 | P[34] | Digital video input | Digital Video Input 34 of Bus (P[35] to P[0]). |
| L4 | P[35] | Digital video input | Digital Video Input 35 of Bus (P[35] to P[0]). |
| L7 | DVDD | Power | Digital Power Supply (1.8 V). Ground. |
| L8 | GND GND | GND | Ground. |
| L9 | | GND | Ground. |
| L10 L11 | GND GND | GND GND | Ground. |
| L11 L12 | GND | GND | Ground. |
| L12 L13 | GND | GND | Ground. |
| L13 L14 | GND | GND | Ground. |
| | | | |
| L15 L16 | GND GND | GND GND | Ground. |
| L10 L17 | GND | GND | Ground. |
| L20 | HPD_TX1 | HDMI Tx1 | Hot Plug Assert Signal Input for HDMI Tx1. |
| L20 L21 | GND | GND | Ground. |
| L21 | TX1_C+ | HDMI Tx1 | HDMI1 Clock True Output. |
| L23 | TX1_C- | HDMI Tx1 | HDMI1 Clock Complement Output. |
| M1 | P[28] | Digital video input | Digital Video Input 28 of Bus (P[35] to P[0]). |
| M2 | P[29] | Digital video input | Digital Video Input 29 of Bus (P[35] to P[0]). |
| M3 | P[30] | Digital video input | Digital Video Input 30 of Bus (P[35] to P[0]). |
| M4 | P[31] | Digital video input | Digital Video Input 31 of Bus (P[35] to P[0]). |
| M7 | GND | GND | Ground. |
| M8 | GND | GND | Ground. |
| M9 | GND | GND | Ground. |
| M10 | GND | GND | Ground. |
| M11 | GND | GND | Ground. |
| M12 | GND | GND | Ground. |
| M13 | GND | GND | Ground. |
| M14 | GND | GND | Ground. |

| Pin No. | Mnemonic | Туре | Description | | | | |
|---------|----------|-----------------------|---|--|--|--|--|
| M15 | GND | GND | Ground. | | | | |
| M16 | GND | GND | Ground. | | | | |
| M17 | GND | GND | Ground. | | | | |
| M20 | R_TX1 | HDMI Tx1 ¹ | This pin sets the internal reference currents. Place a 470 Ω resistor (1% tolerance) between this pin and ground, as close as possible to the ADV8005. | | | | |
| M21 | PVDD5 | Power ¹ | HDMI Transmitter PLL Power Supply (1.845 V). | | | | |
| M22 | HEAC_1+ | HDMI Tx1 | HDMI Ethernet and Audio Channel Positive Tx1 from the HDMI Connector. | | | | |
| M23 | HEAC_1- | HDMI Tx1 | HDMI Ethernet and Audio Channel Negative Tx1 from the HDMI Connector. | | | | |
| N1 | P[24] | Digital video input | Digital Video Input 24 of Bus (P[35] to P[0]). | | | | |
| N2 | P[25] | Digital video input | Digital Video Input 25 of Bus (P[35] to P[0]). | | | | |
| N3 | P[26] | Digital video input | Digital Video Input 26 of Bus (P[35] to P[0]). | | | | |
| N4 | P[27] | Digital video input | Digital Video Input 27 of Bus (P[35] to P[0]). | | | | |
| N7 | GND | GND | Ground. | | | | |
| N8 | GND | GND | Ground. | | | | |
| N9 | GND | GND | Ground. | | | | |
| N10 | GND | GND | Ground. | | | | |
| N11 | GND | GND | Ground. | | | | |
| N12 | GND | GND | Ground. | | | | |
| N13 | GND | GND | Ground. | | | | |
| N14 | GND | GND | Ground. | | | | |
| N15 | GND | GND | Ground. | | | | |
| N16 | GND | GND | Ground. | | | | |
| N17 | GND | GND | Ground. | | | | |
| N20 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | | |
| N21 | PVDD5 | Power ¹ | HDMI Transmitter PLL Power Supply (1.845 V). | | | | |
| N22 | AVDD4 | Power | HDMI Tx2 Analog Power Supply (1.8 V). | | | | |
| N23 | AVDD3 | Power | HDMI Tx1 Analog Power Supply (1.8 V). | | | | |
| P1 | P[20] | Digital video input | Digital Video Input 20 of Bus (P[35] to P[0]). | | | | |
| P2 | P[21] | Digital video input | Digital Video Input 21 of Bus (P[35] to P[0]). | | | | |
| P3 | P[22] | Digital video input | Digital Video Input 22 of Bus (P[35] to P[0]). | | | | |
| P4 | P[23] | Digital video input | Digital Video Input 23 of Bus (P[35] to P[0]). | | | | |
| P7 | DVDD | Power | Digital Power Supply (1.8 V). | | | | |
| P8 | GND | GND | Ground. | | | | |
| P9 | GND | GND | Ground. | | | | |
| P10 | GND | GND | Ground. | | | | |
| P11 | GND | GND | Ground. | | | | |
| P12 | GND | GND | Ground. | | | | |
| P13 | GND | GND | Ground. | | | | |
| P14 | GND | GND | Ground. | | | | |
| P15 | GND | GND | Ground. | | | | |
| P16 | GND | GND | Ground. | | | | |
| P17 | DVDD | Power | Digital Power Supply (1.8 V). | | | | |
| P20 | DDC2_SCL | HDMI Tx2 | HDCP Slave Serial Clock for HDMI Tx2. This pin is open drain; use a 2 k Ω resistor to connect this pin to the HDMI transmitter 5 V supply. | | | | |
| P21 | GND | GND | Ground. | | | | |
| P22 | TX2_2+ | HDMI Tx2 | HDMI2 Channel 2 True Output. | | | | |
| P23 | TX2_2- | HDMI Tx2 | HDMI2 Channel 2 Complement Output. | | | | |
| R1 | P[16] | Digital video input | Digital Video Input 16 of Bus (P[35] to P[0]). | | | | |
| R2 | P[17] | Digital video input | Digital Video Input 17 of Bus (P[35] to P[0]). | | | | |
| R3 | P[18] | Digital video input | Digital Video Input 18 of Bus (P[35] to P[0]). | | | | |
| R4 | P[19] | Digital video input | Digital Video Input 19 of Bus (P[35] to P[0]). | | | | |
| R7 | GND | GND | Ground. | | | | |
| R8 | GND | GND | Ground. | | | | |
| R9 | GND | GND | Ground. | | | | |
| R10 | GND | GND GND | Ground. Ground. | | | | |
| R11 | GND | טואט | diouna. | | | | |

| Pin No. | Mnemonic | Туре | Description |
|------------|------------|-----------------------|---|
| R12 | GND | GND | Ground. |
| R13 | GND | GND | Ground. |
| R14 | GND | GND | Ground. |
| R15 | GND | GND | Ground. |
| R16 | GND | GND | Ground. |
| R17 | GND | GND | Ground. |
| R20 | DDC2_SDA | HDMI Tx2 | HDCP Slave Serial Data for HDMI Tx2. This pin is open drain; use a 2 k Ω resistor to connect this pin to the HDMI transmitter 5 V supply. |
| R21 | GND | GND | Ground. |
| R22 | TX2_1+ | HDMITx2 | HDMI2 Channel 1 True Output. |
| R23 | TX2_1- | HDMI Tx2 | HDMI2 Channel 1 Complement Output. |
| T1 | P[14] | Digital video input | Digital Video Input 14 of Bus (P[35] to P[0]). |
| T2 | P[15] | Digital video input | Digital Video Input 15 of Bus (P[35] to P[0]). |
| T3 | GND | GND | Ground. |
| T4 | GND | GND | Ground. |
| T7 | GND | GND | Ground. |
| T8 | GND | GND | Ground. |
| T9 | GND | GND | Ground. |
| T10 | GND GND | GND GND | Ground. Ground. |
| T11 T12 | GND | GND | Ground. |
| T13 | GND | GND | Ground. |
| T14 | GND | GND | Ground. |
| T15 | GND | GND | Ground. |
| T16 | GND | GND | Ground. |
| T17 | GND | GND | Ground. |
| T20 | HPD_TX2 | HDMI Tx2 | Hot Plug Assert Signal Input for HDMI Tx2. |
| T21 | GND | GND | Ground. |
| T22 | TX2_0+ | HDMI Tx2 | HDMI2 Channel 0 True Output. |
| T23 | TX2_0- | HDMI Tx2 | HDMI2 Channel 0 Complement Output. |
| U1 | P[10] | Digital video input | Digital Video Input 10 of Bus (P[35] to P[0]). |
| U2 | P[11] | Digital video input | Digital Video Input 11 of Bus (P[35] to P[0]). |
| U3 | P[12] | Digital video input | Digital Video Input 12 of Bus (P[35] to P[0]). |
| U4 | P[13] | Digital video input | Digital Video Input 13 of Bus (P[35] to P[0]). |
| U7 | GND | GND | Ground. |
| U8 | GND | GND | Ground. |
| U9 | DVDD | Power | Digital Power Supply (1.8 V). |
| U10 | GND | GND | Ground. |
| U11 | GND | GND | Ground. |
| U12 | DVDD | Power | Digital Power Supply (1.8 V). |
| U13 | GND | GND | Ground. |
| U14 | GND | GND | Ground. |
| U15 | DVDD | Power | Digital Power Supply (1.8 V). |
| U16 | GND | GND | Ground. |
| U17 | GND | GND | Ground. |
| U20 | R_TX2 | HDMI Tx2 ¹ | This pin sets the internal reference currents. Place a 470 Ω resistor (1% tolerance) between this pin and ground, as close as possible to the ADV8005. |
| U21 | GND | GND | Ground. |
| U22 | TX2_C+ | HDMI Tx2 ¹ | HDMI2 Clock True Output. |
| U23 | TX2_C- | HDMI Tx2 ¹ | HDMI2 Clock Complement Output. |
| V1 | P[6] | Digital video input | Digital Video Input 6 of Bus (P[35] to P[0]). |
| V2 | P[7] | Digital video input | Digital Video Input 7 of Bus (P[35] to P[0]). |
| V3 | P[8] | Digital video input | Digital Video Input 8 of Bus (P[35] to P[0]). |
| V4 | P[9] | Digital video input | Digital Video Input 9 of Bus (P[35] to P[0]). |
| V20 | GND | GND | Ground. |
| V21 | PVDD6 | Power ¹ | HDMI Transmitter PLL Power Supply (1.845 V). |

| Pin No. | Mnemonic | Туре | Description |
|------------|-------------------|-----------------------|---|
| V22 | HEAC_2+ | HDMI Tx2 | HDMI Ethernet and Audio Channel Positive Tx2 from the HDMI Connector. |
| V23 | HEAC_2- | HDMI Tx2 | HDMI Ethernet and Audio Channel Negative Tx2 from the HDMI Connector. |
| W1 | P[2] | Digital video input | Digital Video Input 2 of Bus (P[35] to P[0]). |
| W2 | P[3] | Digital video input | Digital Video Input 3 of Bus (P[35] to P[0]). |
| W3 | P[4] | Digital video input | Digital Video Input 4 of Bus (P[35] to P[0]). |
| W4 | P[5] | Digital video input | Digital Video Input 5 of Bus (P[35] to P[0]). |
| W20 | TEST3 | Miscellaneous digital | Test Pin. Connect this pin to ground through a 0.1 μF capacitor. |
| W21 | PVDD6 | Power ¹ | HDMI Transmitter PLL Power Supply (1.845 V). |
| W22 | AVDD4 | Power | HDMI Tx2 Analog Power Supply (1.8 V). |
| W23 | AVDD4 | Power | HDMI Tx2 Analog Power Supply (1.8 V). |
| Y1 | P[0] | Digital video input | Digital Video Input 0 of Bus (P[35] to P[0]). |
| Y2 | P[1] | Digital video input | Digital Video Input 1 of Bus (P[35] to P[0]). |
| Y3 | DDR_DQS[2] | DDR interface | Data Strobe for DDR Data Bytes[23:16], True. |
| Y4 | GND | GND | Ground. |
| Y5 | DDR_DQ[23] | DDR interface | Data Line 23. Interface to external RAM data lines. |
| Y6 | DVDD_DDR | Power | DDR Interface Supply (1.8 V). |
| Y7 | DDR_DQS[3] | DDR interface | Data Strobe for DDR Data Bytes[31:24], True. |
| Y8 | GND | GND | Ground. |
| Y9 | DDR_A[11] | DDR interface | Address Line 11. Interface to external RAM address lines. |
| Y10 | DVDD_DDR | Power | DDR Interface Supply (1.8 V). Address Line 4. Interface to external RAM address lines. |
| Y11 | DDR_A[4] GND | DDR interface GND | Ground. |
| Y12 Y13 | DDR_CAS | DDR interface | |
| | | | Column Address Strobe for DDR Memory. |
| Y14 | DVDD_DDR | Power | DDR Interface Supply (1.8 V). |
| Y15 | DDR_CK | DDR interface | DDR Memory Clock. Interface to external DDR RAM clock lines. |
| Y16 | GND | GND | Ground. |
| Y17 | DDR_DQ[9] | DDR interface | Data Line 9. Interface to external RAM data lines. |
| Y18 | DVDD_DDR | Power | DDR Interface Supply (1.8 V). |
| Y19 | DDR_DQ[14] GND | DDR interface GND | Data Line 14. Interface to external RAM data lines. Ground. |
| Y20 Y21 | DDR_DQ[6] | DDR interface | Data Line 6. Interface to external RAM data lines. |
| Y22 | PVDD_DDR | Power | DDR Interface PLL Supply (1.8 V). |
| Y23 | GND | GND | Ground. |
| AA1 | DDR_DQ[18] | DDR interface | Data Line 18. Interface to external RAM data lines. |
| AA2 | GND | GND | Ground. |
| AA3 | GND | GND | Ground. |
| AA4 | DDR_DQS[2] | DDR interface | Data Strobe for DDR Data Bytes[23:16], Complement. |
| AA5 | DDR_DQ[26] | DDR interface | Data Line 26. Interface to external RAM data lines. |
| AA6 | DVDD_DDR | Power | DDR Interface Supply (1.8 V). |
| AA7 | DDR_DQS[3] | DDR interface | Data Strobe for DDR Data Bytes[31:24], Complement. |
| AA8 | DDR_A[13] | DDR interface | Address Line 13. Interface to external RAM address lines. For designs that must |
| 7170 | רואַ אַרוּאַן. | DDMINENACE | maintain consistency with the ADV8002 or the ADV8003, this pin can be grounded or left unconnected. |
| AA9 | DDR_A[8] | DDR interface | Address Line 8. Interface to external RAM address lines. |
| AA10 | DVDD_DDR | Power | DDR Interface Supply (1.8 V). |
| AA11 | DDR_A[2] | DDR interface | Address Line 2. Interface to external RAM address lines. |
| AA12 | GND | GND | Ground. |
| AA13 | DDR_CS | DDR interface | DDR Chip Select. Interface to external DDR RAM chip selects. |
| AA14 | DVDD_DDR | Power | DDR Interface Supply (1.8 V). |
| AA15 | DDR_CK | DDR interface | DDR Memory Clock. Interface to external DDR RAM clock lines. |
| AA16 | GND | GND | Ground. |
| AA17 | DDR_DQ[11] | DDR interface | Data Line 11. Interface to external RAM data lines. |
| AA18 | DVDD_DDR | Power | DDR Interface Supply (1.8 V). |
| AA19 | DDR_DM[1] | DDR interface | Data Mask for Data Lines[15:8]. |
| AA20 | DDR_DM[0] | DDR interface | Data Mask for Data Lines[7:0]. |
| AA21 | GND | GND | Ground. |
| | | | |

| Pin No. | Mnemonic | Туре | Description |
|---------|------------|----------------------------|---|
| AA22 | GND | GND | Ground. |
| AA23 | DDR_DQ[3] | DDR interface | Data Line 3. Interface to external RAM data lines. |
| AB1 | DDR_DQ[21] | DDR interface | Data Line 21. Interface to external RAM data lines. |
| AB2 | DDR_DQ[19] | DDR interface | Data Line 19. Interface to external RAM data lines. |
| AB3 | DDR_DQ[17] | DDR interface | Data Line 17. Interface to external RAM data lines. |
| AB4 | DDR_DM[2] | DDR interface | Data Mask for Data Lines[23:16]. |
| AB5 | DDR_DQ[30] | DDR interface | Data Line 30. Interface to external RAM data lines. |
| AB6 | DDR_DM[3] | DDR interface | Data Mask for Data Lines[31: 24]. |
| AB7 | DDR_DQ[31] | DDR interface | Data Line 31. Interface to external RAM data lines. |
| AB8 | DDR_DQ[29] | DDR interface | Data Line 29. Interface to external RAM data lines. |
| AB9 | DDR_A[12] | DDR interface | Address Line 12. Interface to external RAM address lines. |
| AB10 | DDR_A[6] | DDR interface | Address Line 6. Interface to external RAM address lines. |
| AB11 | DDR_A[3] | DDR interface | Address Line 3. Interface to external RAM address lines. |
| AB12 | DDR_A[0] | DDR interface | Address Line 0. Interface to external RAM address lines. |
| AB13 | DDR_BA[0] | DDR interface | Bank Address Line 0. Indicates which data bank to write to/read from. |
| AB14 | DDR_RAS | DDR interface | Row Address Strobe for DDR Memory. |
| AB15 | DDR_CKE | DDR interface | Clock Enable for External DDR Memory. |
| AB16 | DDR_DQ[12] | DDR interface | Data Line 12. Interface to external RAM data lines. |
| AB17 | DDR_DQS[1] | DDR interface | Data Strobe for DDR Data Bytes[15:8], True. |
| AB18 | DDR_DQ[8] | DDR interface | Data Line 8. Interface to external RAM data lines. |
| AB19 | DDR_DQ[13] | DDR interface | Data Line 13. Interface to external RAM data lines. |
| AB20 | DDR_DQ[0] | DDR interface | Data Line 0. Interface to external RAM data lines. |
| AB21 | DDR_DQ[5] | DDR interface | Data Line 5. Interface to external RAM data lines. |
| AB22 | DDR_DQS[0] | DDR interface | Data Strobe for DDR Data Bytes[7:0], True. |
| AB23 | DDR_DQ[4] | DDR interface | Data Line 4. Interface to external RAM data lines. |
| AC1 | DDR_DQ[16] | DDR interface | Data Line 16. Interface to external RAM data lines. |
| AC2 | DDR_DQ[20] | DDR interface | Data Line 20. Interface to external RAM data lines. |
| AC3 | DDR_DQ[22] | DDR interface | Data Line 22. Interface to external RAM data lines. |
| AC4 | DDR_DQ[25] | DDR interface | Data Line 25. Interface to external RAM data lines. |
| AC5 | DDR_DQ[28] | DDR interface | Data Line 28. Interface to external RAM data lines. |
| AC6 | DDR_DQ[27] | DDR interface | Data Line 27. Interface to external RAM data lines. |
| AC7 | DDR_DQ[24] | DDR interface | Data Line 24. Interface to external RAM data lines. |
| AC8 | DDR_A[9] | DDR interface | Address Line 9. Interface to external RAM address lines. |
| AC9 | DDR_A[5] | DDR interface | Address Line 5. Interface to external RAM address lines. |
| AC10 | DDR_A[7] | DDR interface | Address Line 7. Interface to external RAM address lines. |
| AC11 | DDR_A[1] | DDR interface | Address Line 1. Interface to external RAM address lines. |
| AC12 | DDR_A[10] | DDR interface | Address Line 10. Interface to external RAM address lines. |
| AC13 | DDR_BA[1] | DDR interface | Bank Address Line 1. Indicates which data bank to write to/read from. |
| AC14 | DDR_BA[2] | DDR interface | Bank Address Line 2. Indicates which data bank to write to/read from. |
| AC15 | DDR_WE | DDR interface | Write Enable Signal for DDR RAM. |
| AC16 | DDR_VREF | DDR interface ¹ | Reference Voltage for DDR RAM. |
| AC17 | DDR_DQ[10] | DDR interface | Data Line 10. Interface to external RAM data lines. |
| AC18 | DDR_DQS[1] | DDR interface | Data Strobe for DDR Data Bytes[15:8], Complement. |
| AC19 | DDR_DQ[15] | DDR interface | Data Line 15. Interface to external RAM data lines. |
| AC20 | DDR_DQ[7] | DDR interface | Data Line 7. Interface to external RAM data lines. |
| AC21 | DDR_DQ[2] | DDR interface | Data Line 2. Interface to external RAM data lines. |
| AC22 | DDR_DQS[0] | DDR interface | Data Strobe for DDR Data Bytes[7:0], Complement. |
| AC23 | DDR_DQ[1] | DDR interface | Data Line 1. Interface to external RAM data lines. |

 $^{^1\,}Sensitive\ node.\ Careful\ layout\ is\ important.\ Keep\ the\ associated\ circuitry\ as\ close\ as\ possible\ to\ the\ ADV8005.$

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | |
|----|-----------------------------------|-----------------------------------|----------------------------------|----------------|----------------|----------------|----------------|----------------|---------------|--------------|--------------|---------------|---------------|---------------|-------------|----------------|----------------|----------------|----------------|---------------|---------------|----------------|---------------|----|
| A | OSD_ IN[23]/ EXT_ DIN[7] | OSD_ DE | OSD_ CLK// EXT_ CLK | AUD_ IN[1] | AUD_ IN[2] | AUD_ IN[5] | TEST4 | MOSI1 | SCK2 | CS2 | RESET | XTALN | PVDD2 | DNC | DNC | CVDD1 | RX_C- | RX_0- | RX_1- | RX_2- | CVDD1 | DNC | DNC | Α |
| В | OSD_ IN[21]/ EXT_ DIN[5] | OSD IN[22]/ EXT_ DIN[6] | OSD_ VS | AUD_ IN[0] | AUD_ IN[3] | SFL | ARC1_ OUT | MISO1 | MOSI2 | MISO2 | ALSB | XTALP | PVDD1 | DNC | DNC | GND | RX_C+ | RX_0+ | RX_1+ | RX_2+ | GND | DNC | DNC | В |
| С | OSD_ IN[19]/ EXT_ DIN[3] | OSD_ IN[20]/ EXT_ DIN[4] | GND | AUD_ IN[4] | DSD_ CLK | SCLK | SCL | SCK1 | GND | INT0 | PDN | GND | GND | DNC | REF_ CLK | RX_ HPD | AVDD1 | GND | GND | AVDD1 | AVDD1 | DNC | DNC | С |
| D | OSD IN[16]/ EXT_ DIN[0] | OSD_ IN[17]/ EXT_ DIN[1] | OSD IN[18]/ EXT_ DIN[2] | GND | DVDD_ IO | MCLK | SDA | CS1 | GND | INT1 | INT2 | DVDD_ IO | TEST1 | REF_ HS | REF_ VS | RX_5V | DNC | DNC | RTERM | AVDD2 | AVDD2 | DNC | DNC | D |
| E | OSD_ IN[13]/ VBI_SCK | OSD_ IN[14]/ VBI_MOSI | OSD_ IN[15]/ VBI_CS | DVDD_ IO | | | | | | | | | | | | | | | | TEST2 | GND | DNC | DNC | E |
| F | OSD_ IN[9] | OSD_ IN[10] | OSD_ IN[11] | OSD_ IN[12] | | | | | | | | | | | | | | | | DNC | PVDD3 | GND | DNC | F |
| G | OSD_ IN[5] | OSD_ IN[6] | OSD_ IN[7] | OSD_ IN[8] | | | GND | GND | GND | DVDD | GND | GND | DVDD | GND | GND | GND | GND | | | ELPF1 | ELPF2 | GND | AVDD3 | G |
| н | OSD_ IN[1] | OSD_ IN[2] | OSD_ IN[3] | OSD_ IN[4] | | | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | | | GND | GND | TX1_2+ | TX1_2- | н |
| J | DE | HS | OSD_ HS | OSD_ IN[0] | | | DVDD | GND | GND | GND | GND | GND | GND | GND | GND | GND | DVDD | | | DDC1_ SDA | GND | TX1_1+ | TX1_1- | J |
| ĸ | vs | PCLK | DVDD_ IO | DVDD_ IO | | | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | | | DDC1_ SCL | GND | TX1_0+ | TX1_0- | к |
| L | P[32] | P[33] | P[34] | P[35] | | | DVDD | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | | | HPD_ TX1 | GND | TX1_C+ | TX1_C- | L |
| М | P[28] | P[29] | P[30] | P[31] | | | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | | | R_TX1 | PVDD5 | HEAC_ 1+ | HEAC_ 1- | М |
| N | P[24] | P[25] | P[26] | P[27] | | | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | | | DNC | PVDD5 | AVDD4 | AVDD3 | N |
| Р | P[20] | P[21] | P[22] | P[23] | | | DVDD | GND | GND | GND | GND | GND | GND | GND | GND | GND | DVDD | | | DNC | GND | DNC | DNC | Р |
| R | P[16] | P[17] | P[18] | P[19] | | | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | | | DNC | GND | DNC | DNC | R |
| Т | P[14] | P[15] | GND | GND | | | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | | | DNC | GND | DNC | DNC | Т |
| U | P[10] | P[11] | P[12] | P[13] | | | GND | GND | DVDD | GND | GND | DVDD | GND | GND | DVDD | GND | GND | | | DNC | GND | DNC | DNC | U |
| V | P[6] | P[7] | P[8] | P[9] | | | | | | | | | | | | | | | | GND | PVDD6 | DNC | DNC | v |
| w | P[2] | P[3] | P[4] | P[5] | | | | | | | | | | | | | | | | TEST3 | PVDD6 | AVDD4 | AVDD4 | w |
| Y | P[0] | P[1] | DDR_ DQS[2] | GND | DDR_ DQ[23] | DVDD_ DDR | DDR_ DQS[3] | GND | DDR_ A[11] | DVDD_ DDR | DDR_ A[4] | GND | DDR_ CAS | DVDD_ DDR | DDR_ CK | GND | DDR_ DQ[9] | DVDD_ DDR | DDR_ DQ[14] | GND | DDR_ DQ[6] | PVDD_ DDR | GND | Y |
| AA | DDR_ DQ[18] | GND | GND | DDR_ DQS[2] | DDR_ DQ[26] | DVDD_ DDR | DDR_ DQS[3] | DDR_ A[13] | DDR_ A[8] | DVDD_ DDR | DDR_ A[2] | GND | DDR_ CS | DVDD_ DDR | DDR_ CK | GND | DDR_ DQ[11] | DVDD_ DDR | DDR_ DM[1] | DDR_ DM[0] | GND | GND | DDR_ DQ[3] | AA |
| АВ | DDR_ DQ[21] | DDR_ DQ[19] | DDR_ DQ[17] | DDR_ DM[2] | DDR_ DQ[30] | DDR_ DM[3] | DDR_ DQ[31] | DDR_ DQ[29] | DDR_ A[12] | DDR_ A[6] | DDR_ A[3] | DDR_ A[0] | DDR_ BA[0] | DDR_ RAS | DDR_ CKE | DDR_ DQ[12] | DDR_ DQS[1] | DDR_ DQ[8] | DDR_ DQ[13] | DDR_ DQ[0] | DDR_ DQ[5] | DDR_ DQS[0] | DDR_ DQ[4] | АВ |
| AC | DDR_ DQ[16] | DDR_ DQ[20] | DDR_ DQ[22] | DDR_ DQ[25] | DDR_ DQ[28] | DDR_ DQ[27] | DDR_ DQ[24] | DDR_ A[9] | DDR_ A[5] | DDR_ A[7] | DDR_ A[1] | DDR_ A[10] | DDR_ BA[1] | DDR_ BA[2] | DDR_ WE | DDR_ VREF | DDR_ DQ[10] | DDR_ DQS[1] | DDR_ DQ[15] | DDR_ DQ[7] | DDR_ DQ[2] | DDR_ DQS[0] | DDR_ DQ[1] | AC |
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | |

Figure 29. ADV8005KBCZ-8B Pin Configuration

Table 6. ADV8005KBCZ-8B Pin Function Descriptions

| Pin No. | Mnemonic | Туре | Description |
|---------|-----------------------|--|--|
| A1 | OSD_IN[23]/EXT_DIN[7] | OSD video input/ miscellaneous digital | External OSD Video Pixel Input Port 23 (OSD_IN[23]). Additional TTL Input for External ITU-R BT.656 Video Data (EXT_DIN[7]). |
| A2 | OSD_DE | OSD video sync | Data Enable for the OSD Input Port. |
| A3 | OSD_CLK/EXT_CLK | OSD video sync | Pixel Clock for the OSD Input Port (OSD_CLK). Pixel Clock for External Video Data (EXT_CLK). |
| A4 | AUD_IN[1] | Audio input | I ² S0/DSD1 Audio Input. |
| A5 | AUD_IN[2] | Audio input | I ² S1/DSD2 Audio Input. |
| A6 | AUD_IN[5] | Audio input | Left/Right Clock/DSD5 Audio Input. |
| A7 | TEST4 | Miscellaneous digital | Test Pin. Connect this pin to ground through a 4.7 k Ω resistor. |
| A8 | MOSI1 | Serial port control | Master Output Slave Input (Serial Port 1). Serial Port 1 is used for OSD control. |
| A9 | SCK2 | Serial port control | Serial Clock (Serial Port 2). Serial Port 2 is used for the external flash ROM. |
| A10 | CS2 | Serial port control | Chip Select (Serial Port 2). Serial Port 2 is used for the external flash ROM. |
| A11 | RESET | Miscellaneous digital | Reset Pin. |
| A12 | XTALN | Miscellaneous 1.8 V Analog ¹ | Crystal Output Pin. Leave this pin floating if a clock oscillator is used. |
| A13 | PVDD2 | Power | PLL Digital Supply Voltage (1.8 V). |

| Pin No. | Mnemonic | Туре | Description | | | | | |
|---------|-----------------------|--|---|--|--|--|--|--|
| A14 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | | | |
| A15 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | | | |
| A16 | CVDD1 | Power | Comparator Supply Voltage (1.8 V). | | | | | |
| A17 | RX_C- | Rx input | Rx Clock Complement Input. | | | | | |
| A18 | RX_0- | Rx input | Rx Channel 0 Complement Input. | | | | | |
| A19 | RX_1- | Rx input | Rx Channel 1 Complement Input. | | | | | |
| A20 | RX_2- | Rx input | Rx Channel 2 Complement Input. | | | | | |
| A21 | CVDD1 | Power | Comparator Supply Voltage (1.8 V). | | | | | |
| A22 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | | | |
| A23 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | | | |
| B1 | OSD_IN[21]/EXT_DIN[5] | OSD video input/ miscellaneous digital | External OSD Video Pixel Input Port 21 (OSD_IN[21]). Additional TTL Input for External ITU-R BT.656 Video Data (EXT_DIN[5]). | | | | | |
| B2 | OSD_IN[22]/EXT_DIN[6] | OSD video input/ miscellaneous digital | External OSD Video Pixel Input Port 22 (OSD_IN[22]). Additional TTL Input for External ITU-R BT.656 Video Data (EXT_DIN[6]). | | | | | |
| B3 | OSD_VS | OSD video sync | Vertical Sync for the OSD Input Port. | | | | | |
| B4 | AUD_IN[0] | Audio input | S/PDIF/DSD0 Audio Input. | | | | | |
| B5 | AUD_IN[3] | Audio input | I ² S2/DSD3 Audio Input. | | | | | |
| B6 | SFL | SFL | Subcarrier Frequency Lock Signal. | | | | | |
| B7 | ARC1_OUT | Audio output | Audio Return Channel for HDMI Tx1. | | | | | |
| B8 | MISO1 | Serial port control | Master Input Slave Output (Serial Port 1). Serial Port 1 is used for OSD control. | | | | | |
| B9 | MOSI2 | Serial port control | Master Output Slave Input (Serial Port 2). Serial Port 2 is used for the external flash ROM. | | | | | |
| B10 | MISO2 | Serial port control | Master Input Slave Output (Serial Port 2). Serial Port 2 is used for the external flash ROM. | | | | | |
| B11 | ALSB | I ² C control | This pin sets the LSB of the I^2C address. When the ALSB pin is set low, the I^2C address is 0x18; when the ALSB pin is set high, the I^2C address is 0x1A. | | | | | |
| B12 | XTALP | Miscellaneous 1.8 V Analog ¹ | Input Pin for 27 MHz Crystal or an External 1.8 V, 27 MHz Clock Oscillator Source to Clock the ADV8005. | | | | | |
| B13 | PVDD1 | Power | PLL Analog Supply Voltage (1.8 V). | | | | | |
| B14 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | | | |
| B15 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | | | |
| B16 | GND | GND | Ground. | | | | | |
| B17 | RX_C+ | Rx input | Rx Clock True Input. | | | | | |
| B18 | RX_0+ | Rx input | Rx Channel 0 True Input. | | | | | |
| B19 | RX_1+ | Rx input | Rx Channel 1 True Input. | | | | | |
| B20 | RX_2+ | Rx input | Rx Channel 2 True Input. | | | | | |
| B21 | GND | GND | Ground. | | | | | |
| B22 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | | | |
| B23 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | | | |
| C1 | OSD_IN[19]/EXT_DIN[3] | OSD video input/ miscellaneous digital | External OSD Video Pixel Input Port 19 (OSD_IN[19]). Additional TTL Input for External ITU-R BT.656 Video Data (EXT_DIN[3]). | | | | | |
| C2 | OSD_IN[20]/EXT_DIN[4] | OSD video input/ miscellaneous digital | External OSD Video Pixel Input Port 20 (OSD_IN[20]). Additional TTL Input for External ITU-R BT.656 Video Data (EXT_DIN[4]). | | | | | |
| C3 | GND | GND | Ground. | | | | | |
| C4 | AUD_IN[4] | Audio input | I ² S3/DSD4 Audio Input. | | | | | |
| C5 | DSD_CLK | Audio input | DSD Audio Clock Input. | | | | | |
| C6 | SCLK | Audio input | I ² S Bit Clock Input. | | | | | |
| C7 | SCL | I ² C control | $\mbox{\sc l}^2 \mbox{\sc Clock Input. This pin is open drain; use a 4.7 k} \mbox{\sc resistor}$ to connect this pin to a 3.3 V supply. | | | | | |
| C8 | SCK1 | Serial port control | Serial Clock (Serial Port 1). Serial Port 1 is used for OSD control. | | | | | |
| C9 | GND | GND | Ground. | | | | | |
| C10 | INT0 | Miscellaneous digital | Interrupt Pin 0. When status bits change, this pin is triggered. | | | | | |
| C11 | PDN | Miscellaneous digital | Power-Down. This pin controls the power state of the ADV8005. | | | | | |
| C12 | GND | GND | Ground. | | | | | |
| C13 | GND | GND | Ground. | | | | | |
| C14 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | | | |
| C15 | REF_CLK | Digital input | Reference Clock Input for the Master Timing Block. | | | | | |
| C16 | RX_HPD | Rx input | Hot Plug Assert Signal Output for the Rx Input. | | | | | |
| C17 | AVDD1 | Power | HDMI Rx Inputs Analog Supply (3.3 V). | | | | | |

| Pin No. | Mnemonic | Туре | Description | | | |
|-----------|-----------------------|---|--|--|--|--|
| C18 | GND | GND | Ground. | | | |
| C19 | GND | GND | Ground. | | | |
| C20 | AVDD1 | Power | HDMI Rx Inputs, Analog Supply (3.3 V). | | | |
| C21 | AVDD1 | Power | HDMI Rx Inputs, Analog Supply (3.3 V). | | | |
| C22 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | |
| C23 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | |
| D1 | OSD_IN[16]/EXT_DIN[0] | OSD video input/ miscellaneous digital | External OSD Video Pixel Input Port 16 (OSD_IN[16]). Additional TTL Input for External ITU-R BT.656 Video Data (EXT_DIN[0]). | | | |
| D2 | OSD_IN[17]/EXT_DIN[1] | OSD video input/ miscellaneous digital | External OSD Video Pixel Input Port 17 (OSD_IN[17]). Additional TTL Input for External ITU-R BT.656 Video Data (EXT_DIN[1]). | | | |
| D3 | OSD_IN[18]/EXT_DIN[2] | OSD video input/ miscellaneous digital | External OSD Video Pixel Input Port 18 (OSD_IN[18]). Additional TTL Input for External ITU-R BT.656 Video Data (EXT_DIN[2]). | | | |
| D4 | GND | GND | Ground. | | | |
| D5 | DVDD_IO | Power | Digital Interface Supply (3.3 V). | | | |
| D6 | MCLK | Audio input | MCLK for S/PDIF Input Audio. | | | |
| D7 | SDA | I ² C control | I^2 C Data Input. SDA is open drain; use a 4.7 kΩ resistor to connect this pin to a 3.3 V supply. | | | |
| D8 | <u>CS1</u> | Serial port control | Chip Select (Serial Port 1). Serial Port 1 is used for OSD control. | | | |
| D9 | GND | GND | Ground. | | | |
| D10 | INT1 | Miscellaneous | Interrupt Pin for HDMI Transmitter Outputs. When the status bits change, an interrupt | | | |
| | | digital | is generated on this pin. | | | |
| D11 | INT2 | Miscellaneous digital | Interrupt Pin for HDMI Receiver Inputs. When the status bits change, an interrupt is generated on this pin. | | | |
| D12 | DVDD_IO | Power | Digital Interface Supply (3.3 V). | | | |
| D13 | TEST1 | Miscellaneous digital | Test Pin. Float this pin. | | | |
| D14 | REF_HS | Digital input | Reference Horizontal Sync Input for the Master Timing Block. | | | |
| D15 | REF_VS | Digital input | Reference Vertical Sync Input for the Master Timing Block. | | | |
| D16 | RX_5V | Rx input | 5 V Detect Pin for the Rx Input. | | | |
| D17 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | |
| D18 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | |
| D19 | RTERM | HDMI Rx input | This pin sets the internal termination resistance. Use a 500 Ω resistor between this pin and GND. Place the RTERM resistor as close as possible to the ADV8005. | | | |
| D20 | AVDD2 | Power | Analog Power Supply (3.3 V). | | | |
| D21 | AVDD2 | Power | Analog Power Supply (3.3 V). | | | |
| D22 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | |
| D23 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | |
| E1 | OSD_IN[13]/VBI_SCK | OSD video input/ miscellaneous digital | External OSD Video Pixel Input Port 13 (OSD_IN[13]). Serial Clock for Video Blanking Interval (VBI) Data Serial Port 3 (VBI_SCK). | | | |
| E2 | OSD_IN[14]/VBI_MOSI | OSD video input/ miscellaneous digital | External OSD Video Pixel Input Port 14 (OSD_IN[14]). Master Output Slave Input for VBI Data Serial Port 3 (VBI_MOSI). | | | |
| E3 | OSD_IN[15]/VBI_CS | OSD video input/ | External OSD Video Pixel Input Port 15 (OSD_IN[15]). | | | |
| E4 | DVDD_IO | miscellaneous digital Power | Chip Select for VBI Data Serial Port 3 (VBI_CS). Digital Interface Supply (3.3 V). | | | |
| E4 E20 | TEST2 | Miscellaneous analog | Test Pin. Float this pin. | | | |
| | | _ | · · | | | |
| E21 | GND | GND | Ground. | | | |
| E22 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | |
| E23 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | |
| F1 | OSD_IN[9] | OSD video input | External OSD Video Pixel Input Port 9. | | | |
| F2 | OSD_IN[10] | OSD video input | External OSD Video Pixel Input Port 10. | | | |
| F3 | OSD_IN[11] | OSD video input | External OSD Video Pixel Input Port 11. | | | |
| F4 | OSD_IN[12] | OSD video input/ miscellaneous digital | External OSD Video Pixel Input Port 12. | | | |
| F20 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | |
| F21 | PVDD3 | Power | PLL Supply (1.8 V). | | | |
| F22 | GND | GND | Ground. | | | |
| F23 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | |
| G1 | OSD_IN[5] | OSD video input | External OSD Video Pixel Input Port 5. | | | |
| G2 | OSD_IN[6] | OSD video input | External OSD Video Pixel Input Port 6. | | | |

| Pin No. | Mnemonic | Type Description | | | |
|------------|------------------|--------------------------------------|--|--|--|
| G3 | OSD_IN[7] | OSD video input | External OSD Video Pixel Input Port 7. | | |
| G4 | OSD_IN[8] | OSD video input | External OSD Video Pixel Input Port 8. | | |
| G7 | GND | GND | Ground. | | |
| G8 | GND | GND | Ground. | | |
| G9 | GND | GND | Ground. | | |
| G10 | DVDD | Power | Digital Power Supply (1.8 V). | | |
| G11 | GND | GND | Ground. | | |
| G12 | GND | GND | Ground. | | |
| G13 | DVDD | Power | Digital Power Supply (1.8 V). | | |
| G14 | GND | GND | Ground. | | |
| G15 | GND | GND | Ground. | | |
| G16 | GND | GND | Ground. | | |
| G17 | GND | GND | Ground. | | |
| G20 | ELPF1 | Miscellaneous analog ¹ | External Loop Filter for PLL 1. Connect to PVDD3. | | |
| G21 | ELPF2 | Miscellaneous analog ¹ | External Loop Filter for PLL 2. Connect to PVDD3. | | |
| G22 | GND | GND | Ground. | | |
| G23 | AVDD3 | Power | HDMI Tx1 Analog Power Supply (1.8 V). | | |
| H1 | OSD_IN[1] | OSD video input | External OSD Video Pixel Input Port 1. | | |
| H2 | OSD_IN[2] | OSD video input | External OSD Video Pixel Input Port 2. | | |
| H3 | OSD_IN[3] | OSD video input | External OSD Video Pixel Input Port 3. | | |
| H4 | OSD_IN[4] | OSD video input | External OSD Video Pixel Input Port 4. | | |
| H7 | GND | GND | Ground. | | |
| H8 | GND | GND | Ground. | | |
| H9 | GND | GND | Ground. | | |
| H10 | GND | GND | Ground. | | |
| H11 | GND | GND | Ground. | | |
| H12 | GND | GND | Ground. | | |
| H13 | GND | GND | Ground. | | |
| H14 | GND | GND | Ground. | | |
| H15 | GND | GND | Ground. | | |
| H16 | GND | GND | Ground. | | |
| H17 | GND | GND | Ground. | | |
| H20 | GND | GND | Ground. | | |
| H21 | GND | GND | Ground. | | |
| H22 | TX1_2+ | HDMI Tx1 | HDMI1 Channel 2 True Output. | | |
| H23 | TX1_2- | HDMI Tx1 | HDMI1 Channel 2 Complement Output. | | |
| J1 | DE | Digital video sync | Data Enable for Digital Input Video. | | |
| J2 | HS | Digital video sync | Horizontal Sync for Digital Input Video. | | |
| J3 | OSD_HS | Digital video sync | Horizontal Sync for the OSD Input Port. | | |
| J4 | OSD_IN[0] | OSD video input | External OSD Video Pixel Input Port 0. | | |
| J7 | DVDD | Power | Digital Power Supply (1.8 V). | | |
| J8 | GND | GND | Ground. | | |
| J9 | GND | GND | Ground. | | |
| J10 | GND | GND | Ground. | | |
| J11 | GND | GND | Ground. | | |
| J12 | GND | GND | Ground. | | |
| J13 | GND | GND | Ground. | | |
| J14 | GND | GND | Ground. | | |
| J15 | GND | GND | Ground. | | |
| J16 | GND | GND | Ground. | | |
| J17 J20 | DVDD DDC1_SDA | Power HDMI Tx1 | Digital Power Supply (1.8 V). HDCP Slave Serial Data for HDMI Tx1. This pin is open drain; use a 2 k Ω resistor to | | |
| J21 | GND | GND | connect this pin to the HDMI transmitter 5 V supply. Ground. | | |

| Pin No. | Mnemonic | Туре | Description | | | | |
|------------|------------|---------------------|---|--|--|--|--|
| J22 | TX1_1+ | HDMI Tx1 | HDMI1 Channel 1 True Output. | | | | |
| J23 | TX1_1- | HDMI Tx1 | HDMI1 Channel 1 Complement Output. | | | | |
| K1 | VS | Digital video sync | Vertical Sync for Digital Input Video. | | | | |
| K2 | PCLK | Digital video sync | Pixel Clock for Digital Input Video. | | | | |
| K3 | DVDD_IO | Power | Digital Interface Supply (3.3 V). | | | | |
| K4 | DVDD_IO | Power | Digital Interface Supply (3.3 V). | | | | |
| K7 | GND | GND | Ground. | | | | |
| K8 | GND | GND | Ground. | | | | |
| K9 | GND | GND | Ground. | | | | |
| K10 | GND | GND | Ground. | | | | |
| K11 | GND | GND | Ground. | | | | |
| K12 | GND | GND | Ground. | | | | |
| K13 | GND | GND | Ground. | | | | |
| K14 | GND | GND | Ground. | | | | |
| K15 | GND | GND | Ground. | | | | |
| K16 | GND | GND | Ground. | | | | |
| K17 | GND | GND | Ground. | | | | |
| K20 | DDC1_SCL | HDMI Tx1 | HDCP Slave Serial Clock for HDMI Tx1. This pin is open drain; use a 2 k Ω resistor to connect this pin to the HDMI transmitter 5 V supply. | | | | |
| K21 | GND | GND | Ground. | | | | |
| K22 | TX1_0+ | HDMI Tx1 | HDMI1 Channel 0 True Output. | | | | |
| K23 | TX1_0- | HDMI Tx1 | HDMI1 Channel 0 Complement Output. | | | | |
| L1 | P[32] | Digital video input | Digital Video Input 32 of Bus (P[35] to P[0]). | | | | |
| L2 | P[33] | Digital video input | Digital Video Input 33 of Bus (P[35] to P[0]). | | | | |
| L3 | P[34] | Digital video input | Digital Video Input 34 of Bus (P[35] to P[0]). | | | | |
| L4 | P[35] | Digital video input | Digital Video Input 35 of Bus (P[35] to P[0]). | | | | |
| L7 | DVDD | Power | Digital Power Supply (1.8 V). | | | | |
| L8 | GND | GND | Ground. | | | | |
| L9 | GND | GND | Ground. | | | | |
| L10 | GND | GND | Ground. | | | | |
| L11 | GND | GND | Ground. | | | | |
| L12 | GND | GND | Ground. | | | | |
| L13 | GND | GND | Ground. | | | | |
| L14 | GND | GND | Ground. | | | | |
| L15 | GND | GND | Ground. | | | | |
| L16 | GND | GND | Ground. | | | | |
| L17 | GND | GND | Ground. | | | | |
| L20 | HPD_TX1 | HDMI Tx1 | Hot Plug Assert Signal Input for HDMI Tx1. | | | | |
| L21 | GND | GND | Ground. | | | | |
| L22 | TX1_C+ | HDMI Tx1 | HDMI1 Clock True Output. | | | | |
| L23 | TX1_C- | HDMI Tx1 | HDMI1 Clock Complement Output. | | | | |
| M1 | P[28] | Digital video input | Digital Video Input 28 of Bus (P[35] to P[0]). | | | | |
| M2 | P[29] | Digital video input | Digital Video Input 29 of Bus (P[35] to P[0]). | | | | |
| M3 | P[30] | Digital video input | Digital Video Input 30 of Bus (P[35] to P[0]). | | | | |
| M4 | P[31] | Digital video input | Digital Video Input 31 of Bus (P[35] to P[0]). | | | | |
| M7 | GND | GND | Ground. | | | | |
| M8 | GND | GND | Ground. | | | | |
| M9 | GND | GND | Ground. | | | | |
| M10 | GND | GND | Ground. | | | | |
| M11 | GND | GND | Ground. | | | | |
| M12 | GND | GND | Ground. | | | | |
| M13 | GND | GND | Ground. | | | | |
| M14 | GND | GND | Ground. Ground. | | | | |
| M15 M16 | GND GND | GND GND | Ground. | | | | |
| M17 | GND | GND | Ground. | | | | |
| IVI I / | טויוט | טווט | Giouna. | | | | |

| Pin No. | Mnemonic | Туре | Description | | | | | | | |
|---------|----------|-----------------------|---|--|--|--|--|--|--|--|
| M20 | R_TX1 | HDMI Tx1 ¹ | This pin sets the internal reference currents. Place a 470 Ω resistor (1% tolerance) between | | | | | | | |
| | | | this pin and ground, as close as possible to the ADV8005. | | | | | | | |
| M21 | PVDD5 | Power ¹ | HDMI Transmitter PLL Power Supply (1.845 V). | | | | | | | |
| M22 | HEAC_1+ | HDMI Tx1 | HDMI Ethernet and Audio Channel Positive Tx1 from the HDMI Connector. | | | | | | | |
| M23 | HEAC_1- | HDMI Tx1 | HDMI Ethernet and Audio Channel Negative Tx1 from the HDMI Connector. | | | | | | | |
| N1 | P[24] | Digital video input | Digital Video Input 24 of Bus (P[35] to P[0]). | | | | | | | |
| N2 | P[25] | Digital video input | Digital Video Input 25 of Bus (P[35] to P[0]). | | | | | | | |
| N3 | P[26] | Digital video input | Digital Video Input 26 of Bus (P[35] to P[0]). | | | | | | | |
| N4 | P[27] | Digital video input | Digital Video Input 27 of Bus (P[35] to P[0]). | | | | | | | |
| N7 | GND | GND | Ground. | | | | | | | |
| N8 | GND | GND | Ground. | | | | | | | |
| N9 | GND | GND | Ground. | | | | | | | |
| N10 | GND | GND | Ground. | | | | | | | |
| N11 | GND | GND | Ground. | | | | | | | |
| N12 | GND | GND | Ground. | | | | | | | |
| N13 | GND | GND | Ground. | | | | | | | |
| N14 | GND | GND | Ground. | | | | | | | |
| N15 | GND | GND | Ground. | | | | | | | |
| N16 | GND | GND | Ground. | | | | | | | |
| N17 | GND | GND | Ground. | | | | | | | |
| N20 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | | | | | |
| N21 | PVDD5 | Power ¹ | HDMI Transmitter PLL Power Supply (1.845 V). | | | | | | | |
| N22 | AVDD4 | Power | HDMI Tx2 Analog Power Supply (1.8 V). | | | | | | | |
| N23 | AVDD3 | Power | HDMI Tx1 Analog Power Supply (1.8 V). | | | | | | | |
| P1 | P[20] | Digital video input | Digital Video Input 20 of Bus (P[35] to P[0]). | | | | | | | |
| P2 | P[21] | Digital video input | Digital Video Input 21 of Bus (P[35] to P[0]). | | | | | | | |
| P3 | P[22] | Digital video input | Digital Video Input 22 of Bus (P[35] to P[0]). | | | | | | | |
| P4 | P[23] | Digital video input | Digital Video Input 23 of Bus (P[35] to P[0]). | | | | | | | |
| P7 | DVDD | Power | Digital Power Supply (1.8 V). | | | | | | | |
| P8 | GND | GND | Ground. | | | | | | | |
| P9 | GND | GND | Ground. | | | | | | | |
| P10 | GND | GND | Ground. | | | | | | | |
| P11 | GND | GND | Ground. | | | | | | | |
| P12 | GND | GND | Ground. | | | | | | | |
| P13 | GND | GND | Ground. | | | | | | | |
| P14 | GND | GND | Ground. | | | | | | | |
| P15 | GND | GND | Ground. | | | | | | | |
| P16 | GND | GND | Ground. | | | | | | | |
| P17 | DVDD | Power | Digital Power Supply (1.8 V). | | | | | | | |
| P20 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | | | | | |
| P21 | GND | GND | Ground. | | | | | | | |
| P22 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | | | | | |
| P23 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | | | | | |
| R1 | P[16] | Digital video input | Digital Video Input 16 of Bus (P[35] to P[0]). | | | | | | | |
| R2 | P[17] | Digital video input | Digital Video Input 17 of Bus (P[35] to P[0]). | | | | | | | |
| R3 | P[18] | Digital video input | Digital Video Input 18 of Bus (P[35] to P[0]). | | | | | | | |
| R4 | P[19] | Digital video input | Digital Video Input 19 of Bus (P[35] to P[0]). | | | | | | | |
| R7 | GND | GND | Ground. | | | | | | | |
| R8 | GND | GND | Ground. | | | | | | | |
| R9 | GND | GND | Ground. | | | | | | | |
| R10 | GND | GND | Ground. | | | | | | | |
| R11 | GND | GND | Ground. | | | | | | | |
| R12 | GND | GND | Ground. | | | | | | | |
| R13 | GND | GND | Ground. | | | | | | | |
| R14 | GND | GND | Ground. | | | | | | | |
| R15 | GND | GND | Ground. | | | | | | | |

| Pin No. | Mnemonic | Туре | Description | | | | | | | |
|------------|------------|-----------------------|--|--|--|--|--|--|--|--|
| R16 | GND | GND | Ground. | | | | | | | |
| R17 | GND | GND | Ground. | | | | | | | |
| R20 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | | | | | |
| R21 | GND | GND | Ground. | | | | | | | |
| R22 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | | | | | |
| R23 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | | | | | |
| T1 | P[14] | Digital video input | Digital Video Input 14 of Bus (P[35] to P[0]). | | | | | | | |
| T2 | P[15] | Digital video input | Digital Video Input 15 of Bus (P[35] to P[0]). | | | | | | | |
| T3 | GND | GND | Ground. | | | | | | | |
| T4 | GND | GND | Ground. | | | | | | | |
| T7 | GND | GND | Ground. | | | | | | | |
| T8 | GND | GND | Ground. | | | | | | | |
| T9 | GND | GND | Ground. | | | | | | | |
| T10 | GND | GND | Ground. | | | | | | | |
| T11 | GND | GND | Ground. | | | | | | | |
| T12 | GND | GND | Ground. | | | | | | | |
| T13 | GND | GND | Ground. | | | | | | | |
| T14 | GND | GND | Ground. | | | | | | | |
| T15 | GND | GND | Ground. | | | | | | | |
| T16 | GND | GND | Ground. | | | | | | | |
| T17 | GND DNC | GND | Ground. | | | | | | | |
| T20 T21 | GND | Not applicable GND | Do Not Connect. Do not connect to this pin. Ground. | | | | | | | |
| T22 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | | | | | |
| T23 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | | | | | |
| U1 | P[10] | Digital video input | Digital Video Input 10 of Bus (P[35] to P[0]). | | | | | | | |
| U2 | P[11] | Digital video input | Digital Video Input 11 of Bus (P[35] to P[0]). | | | | | | | |
| U3 | P[12] | Digital video input | Digital Video Input 12 of Bus (P[35] to P[0]). | | | | | | | |
| U4 | P[13] | Digital video input | Digital Video Input 13 of Bus (P[35] to P[0]). | | | | | | | |
| U7 | GND | GND | Ground. | | | | | | | |
| U8 | GND | GND | Ground. | | | | | | | |
| U9 | DVDD | Power | Digital Power Supply (1.8 V). | | | | | | | |
| U10 | GND | GND | Ground. | | | | | | | |
| U11 | GND | GND | Ground. | | | | | | | |
| U12 | DVDD | Power | Digital Power Supply (1.8 V). | | | | | | | |
| U13 | GND | GND | Ground. | | | | | | | |
| U14 | GND | GND | Ground. | | | | | | | |
| U15 | DVDD | Power | Digital Power Supply (1.8 V). | | | | | | | |
| U16 | GND | GND | Ground. | | | | | | | |
| U17 | GND | GND | Ground. | | | | | | | |
| U20 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | | | | | |
| U21 | GND | GND | Ground. | | | | | | | |
| U22 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | | | | | |
| U23 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | | | | | |
| V1 | P[6] | Digital video input | Digital Video Input 6 of Bus (P[35] to P[0]). | | | | | | | |
| V2 | P[7] | Digital video input | Digital Video Input 7 of Bus (P[35] to P[0]). | | | | | | | |
| V3 | P[8] | Digital video input | Digital Video Input 8 of Bus (P[35] to P[0]). | | | | | | | |
| V4 | P[9] | Digital video input | Digital Video Input 9 of Bus (P[35] to P[0]). | | | | | | | |
| V20 | GND | GND | Ground. | | | | | | | |
| V21 | PVDD6 | Power ¹ | HDMI Transmitter PLL Power Supply (1.845 V). | | | | | | | |
| V22 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | | | | | |
| V23 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | | | | | |
| W1 | P[2] | Digital video input | Digital Video Input 2 of Bus (P[35] to P[0]). | | | | | | | |
| W2 | P[3] | Digital video input | Digital Video Input 3 of Bus (P[35] to P[0]). | | | | | | | |
| W3 | P[4] | Digital video input | Digital Video Input 4 of Bus (P[35] to P[0]). | | | | | | | |
| W4 | P[5] | Digital video input | Digital Video Input 5 of Bus (P[35] to P[0]). | | | | | | | |

| Pin No. | Mnemonic | Туре | Description |
|---------|-----------------|-----------------------|---|
| W20 | TEST3 | Miscellaneous digital | Test Pin. Connect this pin to ground through a 0.1 µF capacitor. |
| W21 | PVDD6 | Power ¹ | HDMI Transmitter PLL Power Supply (1.845 V). |
| W22 | AVDD4 | Power | HDMI Tx2 Analog Power Supply (1.8 V). |
| W23 | AVDD4 | Power | HDMI Tx2 Analog Power Supply (1.8 V). |
| Y1 | P[0] | Digital video input | Digital Video Input 0 of Bus (P[35] to P[0]). |
| Y2 | P[1] | Digital video input | Digital Video Input 1 of Bus (P[35] to P[0]). |
| Y3 | DDR_DQS[2] | DDR interface | Data Strobe for DDR Data Bytes[23:16], True. |
| Y4 | GND | GND | Ground. |
| Y5 | DDR_DQ[23] | DDR interface | Data Line 23. Interface to external RAM data lines. |
| Y6 | DVDD_DDR | Power | DDR Interface Supply (1.8 V). |
| Y7 | DDR_DQS[3] | DDR interface | Data Strobe for DDR Data Bytes[31:24], True. |
| Y8 | GND | GND | Ground. |
| Y9 | DDR_A[11] | DDR interface | Address Line 11. Interface to external RAM address lines. |
| Y10 | DVDD_DDR | Power | DDR Interface Supply (1.8 V). |
| Y11 | DDR_A[4] | DDR interface | Address Line 4. Interface to external RAM address lines. |
| Y12 | GND | GND | Ground. |
| Y13 | DDR_CAS | DDR interface | Column Address Strobe for DDR Memory. |
| Y14 | DVDD_DDR | Power | DDR Interface Supply (1.8 V). |
| Y15 | DDR_CK | DDR interface | DDR Memory Clock. Interface to external DDR RAM clock lines. |
| Y16 | GND | GND | Ground. |
| Y17 | DDR DQ[9] | DDR interface | Data Line 9. Interface to external RAM data lines. |
| Y18 | DVDD_DDR | Power | DDR Interface Supply (1.8 V). |
| Y19 | _ DDR_DQ[14] | DDR interface | Data Line 14. Interface to external RAM data lines. |
| Y20 | GND | GND | Ground. |
| Y21 | DDR_DQ[6] | DDR interface | Data Line 6. Interface to external RAM data lines. |
| Y22 | PVDD_DDR | Power | DDR Interface PLL Supply (1.8 V). |
| Y23 | GND | GND | Ground. |
| AA1 | DDR_DQ[18] | DDR interface | Data Line 18. Interface to external RAM data lines. |
| AA2 | GND | GND | Ground. |
| AA3 | GND | GND | Ground. |
| AA4 | DDR_DQS[2] | DDR interface | Data Strobe for DDR Data Bytes[23:16], Complement. |
| AA5 | DDR_DQ[26] | DDR interface | Data Line 26. Interface to external RAM data lines. |
| AA6 | DVDD_DDR | Power | DDR Interface Supply (1.8 V). |
| AA7 | DDR_DQS[3] | DDR interface | Data Strobe for DDR Data Bytes[31:24], Complement. |
| AA8 | DDR_A[13] | DDR interface | Address Line 13. Interface to external RAM address lines. For designs that must maintain consistency with the ADV8002 or the ADV8003, this pin can be grounded or left unconnected. |
| AA9 | DDR_A[8] | DDR interface | Address Line 8. Interface to external RAM address lines. |
| AA10 | DVDD_DDR | Power | DDR Interface Supply (1.8 V). |
| AA11 | DDR_A[2] | DDR interface | Address Line 2. Interface to external RAM address lines. |
| AA12 | GND | GND | Ground. |
| AA13 | DDR_CS | DDR interface | DDR Chip Select. Interface to external DDR RAM chip selects. |
| AA14 | DVDD_DDR | Power | DDR Interface Supply (1.8 V). |
| AA15 | DDR_CK | DDR interface | DDR Memory Clock. Interface to external DDR RAM clock lines. |
| AA16 | GND | GND | Ground. |
| AA17 | DDR_DQ[11] | DDR interface | Data Line 11. Interface to external RAM data lines. |
| AA18 | DVDD_DDR | Power | DDR Interface Supply (1.8 V). |
| AA19 | DDR_DM[1] | DDR interface | Data Mask for Data Lines[15:8]. |
| AA20 | DDR_DM[0] | DDR interface | Data Mask for Data Lines[7:0]. |
| AA21 | GND | GND | Ground. |
| AA22 | GND | GND | Ground. |
| AA23 | DDR_DQ[3] | DDR interface | Data Line 3. Interface to external RAM data lines. |
| AB1 | DDR_DQ[21] | DDR interface | Data Line 21. Interface to external RAM data lines. |
| AB2 | DDR_DQ[19] | DDR interface | Data Line 19. Interface to external RAM data lines. |
| AB3 | DDR_DQ[17] | DDR interface | Data Line 17. Interface to external RAM data lines. |
| | | DDR interface | Data Mask for Data Lines[23:16]. |

| Pin No. | Mnemonic | Туре | Description |
|---------|------------|----------------------------|---|
| AB5 | DDR_DQ[30] | DDR interface | Data Line 30. Interface to external RAM data lines. |
| AB6 | DDR_DM[3] | DDR interface | Data Mask for Data Lines[31: 24]. |
| AB7 | DDR_DQ[31] | DDR interface | Data Line 31. Interface to external RAM data lines. |
| AB8 | DDR_DQ[29] | DDR interface | Data Line 29. Interface to external RAM data lines. |
| AB9 | DDR_A[12] | DDR interface | Address Line 12. Interface to external RAM address lines. |
| AB10 | DDR_A[6] | DDR interface | Address Line 6. Interface to external RAM address lines. |
| AB11 | DDR_A[3] | DDR interface | Address Line 3. Interface to external RAM address lines. |
| AB12 | DDR_A[0] | DDR interface | Address Line 0. Interface to external RAM address lines. |
| AB13 | DDR_BA[0] | DDR interface | Bank Address Line 0. Indicates which data bank to write to/read from. |
| AB14 | DDR_RAS | DDR interface | Row Address Strobe for DDR Memory. |
| AB15 | DDR_CKE | DDR interface | Clock Enable for External DDR Memory. |
| AB16 | DDR_DQ[12] | DDR interface | Data Line 12. Interface to external RAM data lines. |
| AB17 | DDR_DQS[1] | DDR interface | Data Strobe for DDR Data Bytes[15:8], True. |
| AB18 | DDR_DQ[8] | DDR interface | Data Line 8. Interface to external RAM data lines. |
| AB19 | DDR_DQ[13] | DDR interface | Data Line 13. Interface to external RAM data lines. |
| AB20 | DDR_DQ[0] | DDR interface | Data Line 0. Interface to external RAM data lines. |
| AB21 | DDR_DQ[5] | DDR interface | Data Line 5. Interface to external RAM data lines. |
| AB22 | DDR_DQS[0] | DDR interface | Data Strobe for DDR Data Bytes[7:0], True. |
| AB23 | DDR_DQ[4] | DDR interface | Data Line 4. Interface to external RAM data lines. |
| AC1 | DDR_DQ[16] | DDR interface | Data Line 16. Interface to external RAM data lines. |
| AC2 | DDR_DQ[20] | DDR interface | Data Line 20. Interface to external RAM data lines. |
| AC3 | DDR_DQ[22] | DDR interface | Data Line 22. Interface to external RAM data lines. |
| AC4 | DDR_DQ[25] | DDR interface | Data Line 25. Interface to external RAM data lines. |
| AC5 | DDR_DQ[28] | DDR interface | Data Line 28. Interface to external RAM data lines. |
| AC6 | DDR_DQ[27] | DDR interface | Data Line 27. Interface to external RAM data lines. |
| AC7 | DDR_DQ[24] | DDR interface | Data Line 24. Interface to external RAM data lines. |
| AC8 | DDR_A[9] | DDR interface | Address Line 9. Interface to external RAM address lines. |
| AC9 | DDR_A[5] | DDR interface | Address Line 5. Interface to external RAM address lines. |
| AC10 | DDR_A[7] | DDR interface | Address Line 7. Interface to external RAM address lines. |
| AC11 | DDR_A[1] | DDR interface | Address Line 1. Interface to external RAM address lines. |
| AC12 | DDR_A[10] | DDR interface | Address Line 10. Interface to external RAM address lines. |
| AC13 | DDR_BA[1] | DDR interface | Bank Address Line 1. Indicates which data bank to write to/read from. |
| AC14 | DDR_BA[2] | DDR interface | Bank Address Line 2. Indicates which data bank to write to/read from. |
| AC15 | DDR_WE | DDR interface | Write Enable Signal for DDR RAM. |
| AC16 | DDR_VREF | DDR interface ¹ | Reference Voltage for DDR RAM. |
| AC17 | DDR_DQ[10] | DDR interface | Data Line 10. Interface to external RAM data lines. |
| AC18 | DDR_DQS[1] | DDR interface | Data Strobe for DDR Data Bytes[15:8], Complement. |
| AC19 | DDR_DQ[15] | DDR interface | Data Line 15. Interface to external RAM data lines. |
| AC20 | DDR_DQ[7] | DDR interface | Data Line 7. Interface to external RAM data lines. |
| AC21 | DDR_DQ[2] | DDR interface | Data Line 2. Interface to external RAM data lines. |
| AC22 | DDR_DQS[0] | DDR interface | Data Strobe for DDR Data Bytes[7:0], Complement. |
| AC23 | DDR_DQ[1] | DDR interface | Data Line 1. Interface to external RAM data lines. |

¹ Sensitive node. Careful layout is important. Keep the associated circuitry as close as possible to the ADV8005.

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | |
|----|-----------------------------------|-----------------------------------|-----------------------------------|----------------|----------------|----------------|----------------|----------------|---------------|--------------|--------------|---------------|---------------|---------------|-------------|----------------|----------------|----------------|----------------|---------------|---------------|----------------|---------------|----|
| A | OSD_ IN[23]/ EXT_ DIN[7] | OSD_ DE | OSD_ CLK/ EXT_ CLK | AUD_ IN[1] | AUD_ IN[2] | AUD_ IN[5] | ARC2_ OUT | MOSI1 | SCK2 | CS2 | RESET | XTALN | PVDD2 | DNC | DNC | CVDD1 | RX_C- | RX_0- | RX_1- | RX_2- | CVDD1 | DNC | DNC | A |
| В | OSD_ IN[21]/ EXT_ DIN[5] | OSD_ IN[22]/ EXT_ DIN[6] | OSD_ VS | AUD_ IN[0] | AUD_ IN[3] | SFL | ARC1_ OUT | MISO1 | MOSI2 | MISO2 | ALSB | XTALP | PVDD1 | DNC | DNC | GND | RX_C+ | RX_0+ | RX_1+ | RX_2+ | GND | DNC | DNC | В |
| С | OSD_ IN[19]/ EXT_ DIN[3] | OSD_ IN[20]/ EXT_ DIN[4] | GND | AUD_ IN[4] | DSD_ CLK | SCLK | SCL | SCK1 | GND | INT0 | PDN | GND | GND | DNC | REF_ CLK | RX_ HPD | AVDD1 | GND | GND | AVDD1 | AVDD1 | DNC | DNC | С |
| D | OSD_ IN[16]/ EXT_ DIN[0] | OSD_ IN[17]/ EXT_ DIN[1] | OSD_ IN[18]/ EXT_ DIN[2] | GND | DVDD_ IO | MCLK | SDA | CS1 | GND | INT1 | INT2 | DVDD_ IO | TEST1 | REF_ HS | REF_ VS | RX_5V | DNC | DNC | RTERM | AVDD2 | AVDD2 | DNC | DNC | D |
| E | OSD_ IN[13]/ VBI_SCK | OSD_ IN[14]/ VBI_MOSI | OSD_ IN[15]/ VBI_CS | DVDD_ IO | | | | | | | | | | | | | TEST2 | GND | DNC | DNC | E | | | |
| F | OSD_ IN[9] | OSD_ IN[10] | OSD_ IN[11] | OSD_ IN[12] | | | | | | | | | | | | | | | | DNC | PVDD3 | GND | DNC | F |
| G | OSD_ IN[5] | OSD_ IN[6] | OSD_ IN[7] | OSD_ IN[8] | | | GND | GND | GND | DVDD | GND | GND | DVDD | GND | GND | GND | GND | | | ELPF1 | ELPF2 | GND | AVDD3 | G |
| н | OSD_ IN[1] | OSD_ IN[2] | OSD_ IN[3] | OSD_ IN[4] | | | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | | | GND | GND | TX1_2+ | TX1_2- | н |
| J | DE | HS | OSD_ HS | OSD_ IN[0] | | | DVDD | GND | GND | GND | GND | GND | GND | GND | GND | GND | DVDD | | | DDC1_ SDA | GND | TX1_1+ | TX1_1- | J |
| ĸ | vs | PCLK | DVDD_ IO | DVDD_ IO | | | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | | | DDC1_ SCL | GND | TX1_0+ | TX1_0- | к |
| L | P[32] | P[33] | P[34] | P[35] | | | DVDD | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | | | HPD_ TX1 | GND | TX1_C+ | TX1_C- | L |
| М | P[28] | P[29] | P[30] | P[31] | | | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | | | R_TX1 | PVDD5 | HEAC_ 1+ | HEAC_ 1- | М |
| N | P[24] | P[25] | P[26] | P[27] | | | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | | | DNC | PVDD5 | AVDD4 | AVDD3 | N |
| Р | P[20] | P[21] | P[22] | P[23] | | | DVDD | GND | GND | GND | GND | GND | GND | GND | GND | GND | DVDD | | | DDC2_ SCL | GND | TX2_2+ | TX2_2- | Р |
| R | P[16] | P[17] | P[18] | P[19] | | | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | | | DDC2_ SDA | GND | TX2_1+ | TX2_1- | R |
| т | P[14] | P[15] | GND | GND | | | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | | | HPD_ TX2 | GND | TX2_0+ | TX2_0- | т |
| U | P[10] | P[11] | P[12] | P[13] | | | GND | GND | DVDD | GND | GND | DVDD | GND | GND | DVDD | GND | GND | | | R_TX2 | GND | TX2_C+ | TX2_C- | U |
| v | P[6] | P[7] | P[8] | P[9] | | | | | | | | | | | | | | | | GND | PVDD6 | HEAC_ 2+ | HEAC_ 2- | v |
| w | P[2] | P[3] | P[4] | P[5] | | | | | | | | | | | | | | | | TEST3 | PVDD6 | AVDD4 | AVDD4 | w |
| Υ | P[0] | P[1] | DDR_ DQS[2] | GND | DDR_ DQ[23] | DVDD_ DDR | DDR_ DQS[3] | GND | DDR_ A[11] | DVDD_ DDR | DDR_ A[4] | GND | DDR_ CAS | DVDD_ DDR | DDR_ CK | GND | DDR_ DQ[9] | DVDD_ DDR | DDR_ DQ[14] | GND | DDR_ DQ[6] | PVDD_ DDR | GND | Y |
| AA | DDR_ DQ[18] | GND | GND | DDR_ DQS[2] | DDR_ DQ[26] | DVDD_ DDR | DDR_ DQS[3] | DDR_ A[13] | DDR_ A[8] | DVDD_ DDR | DDR_ A[2] | GND | DDR_ CS | DVDD_ DDR | DDR_ CK | GND | DDR_ DQ[11] | DVDD_ DDR | DDR_ DM[1] | DDR_ DM[0] | GND | GND | DDR_ DQ[3] | AA |
| АВ | DDR_ DQ[21] | DDR_ DQ[19] | DDR_ DQ[17] | DDR_ DM[2] | DDR_ DQ[30] | DDR_ DM[3] | DDR_ DQ[31] | DDR_ DQ[29] | DDR_ A[12] | DDR_ A[6] | DDR_ A[3] | DDR_ A[0] | DDR_ BA[0] | DDR_ RAS | DDR_ CKE | DDR_ DQ[12] | DDR_ DQS[1] | DDR_ DQ[8] | DDR_ DQ[13] | DDR_ DQ[0] | DDR_ DQ[5] | DDR_ DQS[0] | DDR_ DQ[4] | АВ |
| AC | DDR_ DQ[16] | DDR_ DQ[20] | DDR_ DQ[22] | DDR_ DQ[25] | DDR_ DQ[28] | DDR_ DQ[27] | DDR_ DQ[24] | DDR_ A[9] | DDR_ A[5] | DDR_ A[7] | DDR_ A[1] | DDR_ A[10] | DDR_ BA[1] | DDR_ BA[2] | DDR_ WE | DDR_ VREF | DDR_ DQ[10] | DDR_ DQS[1] | DDR_ DQ[15] | DDR_ DQ[7] | DDR_ DQ[2] | DDR_ DQS[0] | DDR_ DQ[1] | AC |
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | |

Figure 30. ADV8005KBCZ-8C Pin Configuration

Table 7. ADV8005KBCZ-8C Pin Function Descriptions

| Pin No. | Mnemonic | Туре | Description |
|---------|-----------------------|-----------------------|---|
| A1 | OSD_IN[23]/EXT_DIN[7] | OSD video input/ | External OSD Video Pixel Input Port 23 (OSD_IN[23]). |
| | | miscellaneous digital | Additional TTL Input for External ITU-R BT.656 Video Data (EXT_DIN[7]). |
| A2 | OSD_DE | OSD video sync | Data Enable for the OSD Input Port. |
| A3 | OSD_CLK/EXT_CLK | OSD video sync | Pixel Clock for the OSD Input Port (OSD_CLK). |
| | | | Pixel Clock for External Video Data (EXT_CLK). |
| A4 | AUD_IN[1] | Audio input | l ² S0/DSD1 Audio Input. |
| A5 | AUD_IN[2] | Audio input | I ² S1/DSD2 Audio Input. |
| A6 | AUD_IN[5] | Audio input | Left/Right Clock/DSD5 Audio Input. |
| A7 | ARC2_OUT | Audio output | Audio Return Channel for HDMI Tx2. |
| A8 | MOSI1 | Serial port control | Master Output Slave Input (Serial Port 1). Serial Port 1 is used for OSD control. |
| A9 | SCK2 | Serial port control | Serial Clock (Serial Port 2). Serial Port 2 is used for the external flash ROM. |
| A10 | CS2 | Serial port control | Chip Select (Serial Port 2). Serial Port 2 is used for the external flash ROM. |
| A11 | RESET | Miscellaneous digital | Reset Pin. |

| Pin No. | Mnemonic | Туре | Description | | |
|---------|-----------------------|--|---|--|--|
| A12 | XTALN | Miscellaneous 1.8 V | Crystal Output Pin. Leave this pin floating if a clock oscillator is used. | | |
| A13 | PVDD2 | Analog ¹ Power | PLL Digital Supply Voltage (1.8 V). | | |
| A13 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | |
| A15 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | |
| A16 | CVDD1 | Power | Comparator Supply Voltage (1.8 V). | | |
| A17 | RX_C- | Rx input | Rx Clock Complement Input. | | |
| A18 | RX_0- | Rx input | Rx Channel 0 Complement Input. | | |
| A19 | RX_1- | Rx input | Rx Channel 1 Complement Input. | | |
| A20 | RX_2- | Rx input | Rx Channel 2 Complement Input. | | |
| A21 | CVDD1 | Power | Comparator Supply Voltage (1.8 V). | | |
| A22 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | |
| A23 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | |
| B1 | OSD_IN[21]/EXT_DIN[5] | OSD video input/ miscellaneous digital | External OSD Video Pixel Input Port 21 (OSD_IN[21]). Additional TTL Input for External ITU-R BT.656 Video Data (EXT_DIN[5]). | | |
| B2 | OSD_IN[22]/EXT_DIN[6] | OSD video input/ miscellaneous digital | External OSD Video Pixel Input Port 22 (OSD_IN[22]). Additional TTL Input for External ITU-R BT.656 Video Data (EXT_DIN[6]). | | |
| В3 | OSD_VS | OSD video sync | Vertical Sync for the OSD Input Port. | | |
| B4 | AUD_IN[0] | Audio input | S/PDIF/DSD0 Audio Input. | | |
| B5 | AUD_IN[3] | Audio input | I ² S2/DSD3 Audio Input. | | |
| B6 | SFL | SFL | Subcarrier Frequency Lock Signal. | | |
| B7 | ARC1_OUT | Audio output | Audio Return Channel for HDMI Tx1. | | |
| B8 | MISO1 | Serial port control | Master Input Slave Output (Serial Port 1). Serial Port 1 is used for OSD control. | | |
| B9 | MOSI2 | Serial port control | Master Output Slave Input (Serial Port 2). Serial Port 2 is used for the external flash ROM. | | |
| B10 | MISO2 | Serial port control | Master Input Slave Output (Serial Port 2). Serial Port 2 is used for the external flash ROM. | | |
| B11 | ALSB | I ² C control | This pin sets the LSB of the I ² C address. When the ALSB pin is set low, the I ² C address is 0x18; when the ALSB pin is set high, the I ² C address is 0x1A. | | |
| B12 | XTALP | Miscellaneous 1.8 V Analog ¹ | Input Pin for 27 MHz Crystal or an External 1.8 V, 27 MHz Clock Oscillator Source to Clock the ADV8005. | | |
| B13 | PVDD1 | Power | PLL Analog Supply Voltage (1.8 V). | | |
| B14 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | |
| B15 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | |
| B16 | GND | GND | Ground. | | |
| B17 | RX_C+ | Rx input | Rx Clock True Input. | | |
| B18 | RX_0+ | Rx input | Rx Channel 0 True Input. | | |
| B19 | RX_1+ | Rx input | Rx Channel 1 True Input. | | |
| B20 | RX_2+ | Rx input | Rx Channel 2 True Input. | | |
| B21 | GND | GND | Ground. | | |
| B22 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | |
| B23 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | |
| C1 | OSD_IN[19]/EXT_DIN[3] | OSD video input/ miscellaneous digital | External OSD Video Pixel Input Port 19 (OSD_IN[19]). Additional TTL Input for External ITU-R BT.656 Video Data (EXT_DIN[3]). | | |
| C2 | OSD_IN[20]/EXT_DIN[4] | OSD video input/ miscellaneous digital | External OSD Video Pixel Input Port 20 (OSD_IN[20]). Additional TTL Input for External ITU-R BT.656 Video Data (EXT_DIN[4]). | | |
| C3 | GND | GND | Ground. | | |
| C4 | AUD_IN[4] | Audio input | I ² S3/DSD4 Audio Input. | | |
| C5 | DSD_CLK | Audio input | DSD Audio Clock Input. | | |
| C6 | SCLK | Audio input | I ² S Bit Clock Input. | | |
| C7 | SCL | I ² C control | I^2C Clock Input. SCL is open drain; use a 4.7 k Ω resistor to connect this pin to a 3.3 V supply. | | |
| C8 | SCK1 | Serial port control | Serial Clock (Serial Port 1). Serial Port 1 is used for OSD control. | | |
| C9 | GND | GND | Ground. | | |
| C10 | INTO | Miscellaneous digital | Interrupt Pin 0. When the status bits change, this pin is triggered. | | |
| C11 | PDN | Miscellaneous digital | Power-Down. This pin controls the power state of the ADV8005. | | |
| C12 | GND | GND | Ground. | | |
| C13 | GND | GND | Ground. | | |
| C14 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | |
| C15 | REF_CLK | Digital input | Reference Clock Input for the Master Timing Block. | | |

| Pin No. | Mnemonic | Туре | Description | | | |
|---------|-----------------------|---|--|--|--|--|
| C16 | RX_HPD | Rx input | Hot Plug Assert Signal Output for the Rx Input. | | | |
| C17 | AVDD1 | Power | HDMI Rx Inputs Analog Supply (3.3 V). | | | |
| C18 | GND | GND | Ground. | | | |
| C19 | GND | GND | Ground. | | | |
| C20 | AVDD1 | Power | HDMI Rx Inputs Analog Supply (3.3 V). | | | |
| C21 | AVDD1 | Power | HDMI Rx Inputs Analog Supply (3.3 V). | | | |
| C22 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | |
| C23 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | |
| D1 | OSD_IN[16]/EXT_DIN[0] | OSD video input/ miscellaneous digital | External OSD Video Pixel Input Port 16 (OSD_IN[16]). Additional TTL Input for External ITU-R BT.656 Video Data (EXT_DIN[0]). | | | |
| D2 | OSD_IN[17]/EXT_DIN[1] | OSD video input/ miscellaneous digital | External OSD Video Pixel Input Port 17 (OSD_IN[17]). Additional TTL Input for External ITU-R BT.656 Video Data (EXT_DIN[1]). | | | |
| D3 | OSD_IN[18]/EXT_DIN[2] | OSD video input/ miscellaneous digital | External OSD Video Pixel Input Port 18 (OSD_IN[18]). Additional TTL Input for External ITU-R BT.656 Video Data (EXT_DIN[2]). | | | |
| D4 | GND | GND | Ground. | | | |
| D5 | DVDD_IO | Power | Digital Interface Supply (3.3 V). | | | |
| D6 | MCLK | Audio input | MCLK for S/PDIF Input Audio. | | | |
| D7 | SDA | I ² C control | I^2 C Data Input. SDA is open drain; use a 4.7 kΩ resistor to connect this pin to a 3.3 V supply. | | | |
| D8 | CS1 | Serial port control | Chip Select (Serial Port 1). Serial Port 1 is used for OSD control. | | | |
| D9 | GND | GND | Ground. | | | |
| D10 | INT1 | Miscellaneous digital | Interrupt Pin for HDMI Transmitter Outputs. When the status bits change, an interrupt is generated on this pin. | | | |
| D11 | INT2 | Miscellaneous digital | Interrupt Pin for HDMI Receiver Inputs. When the status bits change, an interrupt is generated on this pin. | | | |
| D12 | DVDD_IO | Power | Digital Interface Supply (3.3 V). | | | |
| D13 | TEST1 | Miscellaneous digital | Test Pin. Float this pin. | | | |
| D14 | REF_HS | Digital input | Reference Horizontal Sync Input for the Master Timing Block. | | | |
| D15 | REF_VS | Digital input | Reference Vertical Sync Input for the Master Timing Block. | | | |
| D16 | RX_5V | Rx input | 5 V Detect Pin for the Rx Input. | | | |
| D17 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | |
| D18 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | |
| D19 | RTERM | HDMI Rx input | This pin sets the internal termination resistance. Use a 500 Ω resistor between this pin and GND. Place the RTERM resistor as close as possible to the ADV8005. | | | |
| D20 | AVDD2 | Power | Analog Power Supply (3.3 V). | | | |
| D21 | AVDD2 | Power | Analog Power Supply (3.3 V). | | | |
| D22 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | |
| D23 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | |
| E1 | OSD_IN[13]/VBI_SCK | OSD video input/ miscellaneous digital | External OSD Video Pixel Input Port 13 (OSD_IN[13]). Serial Clock for Video Blanking Interval (VBI) Data Serial Port 3 (VBI_SCK). | | | |
| E2 | OSD_IN[14]/VBI_MOSI | OSD video input/ miscellaneous digital | External OSD Video Pixel Input Port 14 (OSD_IN[14]). Master Output Slave Input for VBI Data Serial Port 3 (VBI_MOSI). | | | |
| E3 | OSD_IN[15]/VBI_CS | OSD video input/ miscellaneous digital | External OSD Video Pixel Input Port 15 (OSD_IN[15]). Chip Select for VBI Data Serial Port 3 (VBI_CS). | | | |
| E4 | DVDD_IO | Power | Digital Interface Supply (3.3 V). | | | |
| E20 | TEST2 | Miscellaneous analog | Test Pin. Float this pin. | | | |
| E21 | GND | GND | Ground. | | | |
| E22 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | |
| E23 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | |
| F1 | OSD_IN[9] | OSD video input | External OSD Video Pixel Input Port 9. | | | |
| F2 | OSD_IN[10] | OSD video input | External OSD Video Pixel Input Port 10. | | | |
| F3 | OSD_IN[11] | OSD video input | External OSD Video Pixel Input Port 11. | | | |
| F4 | OSD_IN[12] | OSD video input/ miscellaneous digital | External OSD Video Pixel Input Port 12. | | | |
| F20 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | |
| F21 | PVDD3 | Power | PLL Supply (1.8 V). | | | |
| F22 | GND | GND | Ground. | | | |
| F23 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | | | |

| Pin No. | Mnemonic | Туре | Description |
|------------|------------|-----------------------------------|---|
| G1 | OSD_IN[5] | OSD video input | External OSD Video Pixel Input Port 5. |
| G2 | OSD_IN[6] | OSD video input | External OSD Video Pixel Input Port 6. |
| G3 | OSD_IN[7] | OSD video input | External OSD Video Pixel Input Port 7. |
| G4 | OSD_IN[8] | OSD video input | External OSD Video Pixel Input Port. |
| G7 | GND | GND | Ground. |
| G8 | GND | GND | Ground. |
| G9 | GND | GND | Ground. |
| G10 | DVDD | Power | Digital Power Supply (1.8 V). |
| G11 | GND | GND | Ground. |
| G12 | GND | GND | Ground. |
| G13 | DVDD | Power | Digital Power Supply (1.8 V). |
| G14 | GND | GND | Ground. |
| G15 | GND | GND | Ground. |
| G16 | GND | GND | Ground. |
| G17 | GND | GND | Ground. |
| G20 | ELPF1 | Miscellaneous analog ¹ | External Loop Filter for PLL 1. Connect to PVDD3. |
| G21 | ELPF2 | Miscellaneous analog ¹ | External Loop Filter for PLL 2. Connect to PVDD3. |
| G22 | GND | GND | Ground. |
| G23 | AVDD3 | Power | HDMI Tx1 Analog Power Supply (1.8 V). |
| H1 | OSD_IN[1] | OSD video input | External OSD Video Pixel Input Port 1. |
| H2 | OSD_IN[2] | OSD video input | External OSD Video Pixel Input Port 2. |
| H3 | OSD_IN[3] | OSD video input | External OSD Video Pixel Input Port 3. |
| H4 | OSD_IN[4] | OSD video input | External OSD Video Pixel Input Port 4. |
| H7 | GND | GND | Ground. |
| H8 | GND | GND | Ground. |
| H9 | GND | GND | Ground. Ground. |
| H10 H11 | GND GND | GND GND | Ground. |
| H12 | GND | GND | Ground. |
| H13 | GND | GND | Ground. |
| H14 | GND | GND | Ground. |
| H15 | GND | GND | Ground. |
| H16 | GND | GND | Ground. |
| H17 | GND | GND | Ground. |
| H20 | GND | GND | Ground. |
| H21 | GND | GND | Ground. |
| H22 | TX1_2+ | HDMI Tx1 | HDMI1 Channel 2 True Output. |
| H23 | TX1_2- | HDMI Tx1 | HDMI1 Channel 2 Complement Output. |
| J1 | DE | Digital video sync | Data Enable for Digital Input Video. |
| J2 | HS | Digital video sync | Horizontal Sync for Digital Input Video. |
| J3 | OSD_HS | Digital video sync | Horizontal Sync for the OSD Input Port. |
| J4 | OSD_IN[0] | OSD video input | External OSD Video Pixel Input Port. |
| J7 | DVDD | Power | Digital Power Supply (1.8 V). |
| J8 | GND | GND | Ground. |
| J9 | GND | GND | Ground. |
| J10 | GND | GND | Ground. |
| J11 | GND | GND | Ground. |
| J12 | GND | GND | Ground. |
| J13 | GND | GND | Ground. |
| J14 | GND | GND | Ground. |
| J15 | GND | GND | Ground. |
| J16 | GND | GND | Ground. |
| J17 | DVDD | Power | Digital Power Supply (1.8 V). |
| J20 | DDC1_SDA | HDMI Tx1 | HDCP Slave Serial Data for HDMI Tx1. This pin is open drain; use a 2 kΩ resistor to |
| 124 | CND | CND | connect this pin to the HDMI transmitter 5 V supply. |
| J21 | GND | GND | Ground. |

| Pin No. | Mnemonic | Туре | Description |
|---------|----------|---------------------|---|
| J22 | TX1_1+ | HDMI Tx1 | HDMI1 Channel 1 True Output. |
| J23 | TX1_1- | HDMI Tx1 | HDMI1 Channel 1 Complement Output. |
| K1 | VS | Digital video sync | Vertical Sync for Digital Input Video. |
| K2 | PCLK | Digital video sync | Pixel Clock for Digital Input Video. |
| K3 | DVDD_IO | Power | Digital Interface Supply (3.3 V). |
| K4 | DVDD_IO | Power | Digital Interface Supply (3.3 V). |
| K7 | GND | GND | Ground. |
| K8 | GND | GND | Ground. |
| K9 | GND | GND | Ground. |
| K10 | GND | GND | Ground. |
| K11 | GND | GND | Ground. |
| K12 | GND | GND | Ground. |
| K13 | GND | GND | Ground. |
| K14 | GND | GND | Ground. |
| K15 | GND | GND | Ground. |
| K16 | GND | GND | Ground. |
| K17 | GND | GND | Ground. |
| K20 | DDC1_SCL | HDMI Tx1 | HDCP Slave Serial Clock for HDMI Tx1. This pin is open drain; use a 2 k Ω resistor to connect this pin to the HDMI transmitter 5 V supply. |
| K21 | GND | GND | Ground. |
| K22 | TX1_0+ | HDMI Tx1 | HDMI1 Channel 0 True Output. |
| K23 | TX1_0- | HDMI Tx1 | HDMI1 Channel 0 Complement Output. |
| L1 | P[32] | Digital video input | Digital Video Input 32 of Bus (P[35] to P[0]). |
| L2 | P[33] | Digital video input | Digital Video Input 33 of Bus (P[35] to P[0]). |
| L3 | P[34] | Digital video input | Digital Video Input 34 of Bus (P[35] to P[0]). |
| L4 | P[35] | Digital video input | Digital Video Input 35 of Bus (P[35] to P[0]). |
| L7 | DVDD | Power | Digital Power Supply (1.8 V). |
| L8 | GND | GND | Ground. |
| L9 | GND | GND | Ground. |
| L10 | GND | GND | Ground. |
| L11 | GND | GND | Ground. |
| L12 | GND | GND | Ground. |
| L13 | GND | GND | Ground. |
| L14 | GND | GND | Ground. |
| L15 | GND | GND | Ground. |
| L16 | GND | GND | Ground. |
| L17 | GND | GND | Ground. |
| L20 | HPD_TX1 | HDMI Tx1 | Hot Plug Assert Signal Input for HDMI Tx1. |
| L21 | GND | GND | Ground. |
| L22 | TX1_C+ | HDMI Tx1 | HDMI1 Clock True Output. |
| L23 | TX1_C- | HDMI Tx1 | HDMI1 Clock Complement Output. |
| M1 | P[28] | Digital video input | Digital Video Input 28 of Bus (P[35] to P[0]). |
| M2 | P[29] | Digital video input | Digital Video Input 29 of Bus (P[35] to P[0]). |
| M3 | P[30] | Digital video input | Digital Video Input 30 of Bus (P[35] to P[0]). |
| M4 | P[31] | Digital video input | Digital Video Input 31 of Bus (P[35] to P[0]). |
| M7 | GND | GND | Ground. |
| M8 | GND | GND | Ground. |
| M9 | GND | GND | Ground. |
| M10 | GND | GND | Ground. |
| M11 | GND | GND | Ground. |
| M12 | GND | GND | Ground. |
| M13 | GND | GND | Ground. |
| M14 | GND | GND | Ground. |
| M15 | GND | GND | Ground. |
| M16 | GND | GND | Ground. |
| M17 | GND | GND | Ground. |

| Pin No. | Mnemonic | Туре | Description | |
|---------|----------|-----------------------|---|--|
| M20 | R_TX1 | HDMI Tx1 ¹ | This pin sets the internal reference currents. Place a 470 Ω resistor (1% tolerance) between | |
| | | | this pin and ground, as close as possible to the ADV8005. | |
| M21 | PVDD5 | Power ¹ | HDMI Tx PLL Power Supply (1.845 V). | |
| M22 | HEAC_1+ | HDMI Tx1 | HDMI Ethernet and Audio Channel Positive Tx1 from the HDMI Connector. | |
| M23 | HEAC_1- | HDMI Tx1 | HDMI Ethernet and Audio Channel Negative Tx1 from the HDMI Connector. | |
| N1 | P[24] | Digital video input | Digital Video Input 24 of Bus (P[35] to P[0]). | |
| N2 | P[25] | Digital video input | Digital Video Input 25 of Bus (P[35] to P[0]). | |
| N3 | P[26] | Digital video input | Digital Video Input 26 of Bus (P[35] to P[0]). | |
| N4 | P[27] | Digital video input | Digital Video Input 27 of Bus (P[35] to P[0]). | |
| N7 | GND | GND | Ground. | |
| N8 | GND | GND | Ground. | |
| N9 | GND | GND | Ground. | |
| N10 | GND | GND | Ground. | |
| N11 | GND | GND | Ground. | |
| N12 | GND | GND | Ground. | |
| N13 | GND | GND | Ground. | |
| N14 | GND | GND | Ground. | |
| N15 | GND | GND | Ground. | |
| N16 | GND | GND | Ground. | |
| N17 | GND | GND | Ground. | |
| N20 | DNC | Not applicable | Do Not Connect. Do not connect to this pin. | |
| N21 | PVDD5 | Power ¹ | HDMI Transmitter PLL Power Supply (1.845 V). | |
| N22 | AVDD4 | Power | HDMI Tx2 Analog Power Supply (1.8 V). | |
| N23 | AVDD3 | Power | HDMI Tx1 Analog Power Supply (1.8 V). | |
| P1 | P[20] | Digital video input | Digital Video Input 20 of Bus (P[35] to P[0]). | |
| P2 | P[21] | Digital video input | Digital Video Input 21 of Bus (P[35] to P[0]). | |
| P3 | P[22] | Digital video input | Digital Video Input 22 of Bus (P[35] to P[0]). | |
| P4 | P[23] | Digital video input | Digital Video Input 23 of Bus (P[35] to P[0]). | |
| P7 | DVDD | Power | Digital Power Supply (1.8 V). | |
| P8 | GND | GND | Ground. | |
| P9 | GND | GND | Ground. | |
| P10 | GND | GND | Ground. | |
| P11 | GND | GND | Ground. | |
| P12 | GND | GND | Ground. | |
| P13 | GND | GND | Ground. | |
| P14 | GND | GND | Ground. | |
| P15 | GND | GND | Ground. | |
| P16 | GND | GND | Ground. | |
| P17 | DVDD | Power | Digital Power Supply (1.8 V). | |
| P20 | DDC2_SCL | HDMI Tx2 | HDCP Slave Serial Clock for HDMI Tx2. This pin is open drain; use a 2 k Ω resistor to connect this pin to the HDMI transmitter 5 V supply. | |
| P21 | GND | GND | Ground. | |
| P22 | TX2_2+ | HDMI Tx2 | HDMI2 Channel 2 True Output. | |
| P23 | TX2_2- | HDMI Tx2 | HDMI2 Channel 2 Complement Output. | |
| R1 | P[16] | Digital video input | Digital Video Input 16 of Bus (P[35] to P[0]). | |
| R2 | P[17] | Digital video input | Digital Video Input 17 of Bus (P[35] to P[0]). | |
| R3 | P[18] | Digital video input | Digital Video Input 18 of Bus (P[35] to P[0]). | |
| R4 | P[19] | Digital video input | Digital Video Input 19 of Bus (P[35] to P[0]). | |
| R7 | GND | GND | Ground. | |
| R8 | GND | GND | Ground. | |
| R9 | GND | GND | Ground. | |
| R10 | GND | GND | Ground. | |
| R11 | GND | GND | Ground. | |
| R12 | GND | GND | Ground. | |
| R13 | GND | GND | Ground. | |
| R14 | GND | GND | Ground. | |
| | 1 3110 | 0.10 | - Council | |

| Pin No. | Mnemonic | Туре | Description | | | |
|------------|--------------|----------------------------|---|--|--|--|
| R15 | GND | GND | Ground. | | | |
| R16 | GND | GND | Ground. | | | |
| R17 | GND | GND | Ground. | | | |
| R20 | DDC2_SDA | HDMI Tx2 | HDCP Slave Serial Data for HDMI Tx2. This pin is open drain; use a 2 k Ω resistor to connect this pin to the HDMI transmitter 5 V supply. | | | |
| R21 | GND | GND | Ground. | | | |
| R22 | TX2_1+ | HDMI Tx2 | HDMI2 Channel 1 True Output. | | | |
| R23 | TX2_1- | HDMI Tx2 | HDMI2 Channel 1 Complement Output. | | | |
| T1 | P[14] | Digital video input | Digital Video Input 14 of Bus (P[35] to P[0]). | | | |
| T2 | P[15] | Digital video input | Digital Video Input 15 of Bus (P[35] to P[0]). | | | |
| T3 | GND | GND | Ground. | | | |
| T4 | GND | GND | Ground. | | | |
| T7 | GND | GND | Ground. | | | |
| T8 | GND | GND | Ground. | | | |
| T9 | GND | GND | Ground. | | | |
| T10 | GND | GND | Ground. | | | |
| T11 | GND | GND | Ground. | | | |
| T12 | GND | GND | Ground. | | | |
| T13 | GND | GND | Ground. | | | |
| T14 | GND | GND | Ground. | | | |
| T15 | GND | GND | Ground. | | | |
| T16 | GND | GND | Ground. | | | |
| T17 | GND | GND | Ground. | | | |
| T20 | HPD_TX2 | HDMI Tx2 | Hot Plug Assert Signal Input for HDMI Tx2. | | | |
| T21 | GND | GND | Ground. | | | |
| T22 | TX2_0+ | HDMI Tx2 | HDMI2 Channel 0 True Output. | | | |
| T23 | TX2_0- | HDMI Tx2 | HDMI2 Channel 0 Complement Output. | | | |
| U1 | P[10] | Digital video input | Digital Video Input 10 of Bus (P[35] to P[0]). | | | |
| U2 | P[11] | Digital video input | Digital Video Input 11 of Bus (P[35] to P[0]). | | | |
| U3 | P[12] | Digital video input | Digital Video Input 12 of Bus (P[35] to P[0]). | | | |
| U4 | P[13] | Digital video input | Digital Video Input 13 of Bus (P[35] to P[0]). | | | |
| U7 | GND | GND | Ground. | | | |
| U8 | GND | GND | Ground. | | | |
| U9 | DVDD | Power | Digital Power Supply (1.8 V). | | | |
| U10 | GND | GND | Ground. | | | |
| U11 | GND | GND | Ground. | | | |
| U12 | DVDD | Power | Digital Power Supply (1.8 V). | | | |
| U13 | GND | GND | Ground. | | | |
| U14 | GND | GND | Ground. | | | |
| U15 | DVDD | Power | Digital Power Supply (1.8 V). | | | |
| U16 | GND | GND | Ground. | | | |
| U17 | GND | GND | Ground. | | | |
| U20 | R_TX2 | HDMI Tx2 ¹ | This pin sets the internal reference currents. Place a 470 Ω resistor (1% tolerance) between this pin and ground, as close as possible to the ADV8005. | | | |
| U21 | GND | GND | Ground. | | | |
| U22 | TX2_C+ | HDMI Tx2 | HDMI2 Clock True Output. | | | |
| U23 | TX2_C- | HDMI Tx2 | HDMI2 Clock Complement Output. | | | |
| V1 V2 | P[6] | Digital video input | Digital Video Input 7 of Rus (P[35] to P[0]). | | | |
| | P[7] | Digital video input | Digital Video Input 9 of Pur (P[35] to P[0]). | | | |
| V3 | P[8] | Digital video input | Digital Video Input 8 of Bus (P[35] to P[0]). | | | |
| V4 V20 | P[9] | Digital video input GND | Digital Video Input 9 of Bus (P[35] to P[0]). Ground. | | | |
| V20 V21 | GND PVDD6 | Power ¹ | | | | |
| | | HDMI Tx2 | HDMI Transmitter PLL Power Supply (1.8 V). | | | |
| V22 | HEAC_2+ | HDMI TX2 HDMI TX2 | HDMI Ethernet and Audio Channel Positive Tx2 from the HDMI Connector. | | | |
| V23 | HEAC_2- | | HDMI Ethernet and Audio Channel Negative Tx2 from the HDMI Connector. | | | |
| W1 | P[2] | Digital video input | Digital Video Input 2 of Bus (P[35] to P[0]). | | | |

| Pin No. | Mnemonic | Туре | Description |
|---------|------------|-----------------------|---|
| W2 | P[3] | Digital video input | Digital Video Input 3 of Bus (P[35] to P[0]). |
| W3 | P[4] | Digital video input | Digital Video Input 4 of Bus (P[35] to P[0]). |
| W4 | P[5] | Digital video input | Digital Video Input 5 of Bus (P[35] to P[0]). |
| W20 | TEST3 | Miscellaneous digital | Test Pin. Connect this pin to ground through a 0.1 µF capacitor. |
| W21 | PVDD6 | Power ¹ | HDMI Transmitter PLL Power Supply (1.845 V). |
| W22 | AVDD4 | Power | HDMI Tx2 Analog Power Supply (1.8 V). |
| W23 | AVDD4 | Power | HDMI Tx2 Analog Power Supply (1.8 V). |
| Y1 | P[0] | Digital video input | Digital Video Input 0 of Bus (P[35] to P[0]). |
| Y2 | P[1] | Digital video input | Digital Video Input 1 of Bus (P[35] to P[0]). |
| Y3 | DDR_DQS[2] | DDR interface | Data Strobe for DDR Data Bytes[23:16], True. |
| Y4 | GND | GND | Ground. |
| Y5 | DDR_DQ[23] | DDR interface | Data Line 23. Interface to external RAM data lines. |
| Y6 | DVDD_DDR | Power | DDR Interface Supply (1.8 V). |
| Y7 | DDR_DQS[3] | DDR interface | Data Strobe for DDR Data Bytes[31:24], True. |
| Y8 | GND | GND | Ground. |
| Y9 | DDR_A[11] | DDR interface | Address Line 11. Interface to external RAM address lines. |
| Y10 | DVDD_DDR | Power | DDR Interface Supply (1.8 V). |
| Y11 | DDR_A[4] | DDR interface | Address Line 4. Interface to external RAM address lines. |
| Y12 | GND | GND | Ground. |
| Y13 | DDR_CAS | DDR interface | Column Address Strobe for DDR Memory. |
| Y14 | DVDD_DDR | Power | DDR Interface Supply (1.8 V). |
| Y15 | DDR_CK | DDR interface | DDR Memory Clock. Interface to external DDR RAM clock lines. |
| Y16 | GND | GND | Ground. |
| Y17 | DDR_DQ[9] | DDR interface | Data Line 9. Interface to external RAM data lines. |
| Y18 | DVDD_DDR | Power | DDR Interface Supply (1.8 V). |
| Y19 | DDR_DQ[14] | DDR interface | Data Line 14. Interface to external RAM data lines. |
| Y20 | GND | GND | Ground. |
| Y21 | DDR_DQ[6] | DDR interface | Data Line 6. Interface to external RAM data lines. |
| Y22 | PVDD_DDR | Power | DDR Interface PLL Supply (1.8 V). |
| Y23 | GND | GND | Ground. |
| AA1 | DDR_DQ[18] | DDR interface | Data Line 18. Interface to external RAM data lines. |
| AA2 | GND | GND | Ground. |
| AA3 | GND | GND | Ground. |
| AA4 | DDR_DQS[2] | DDR interface | Data Strobe for DDR Data Bytes[23:16], Complement. |
| AA5 | DDR_DQ[26] | DDR interface | Data Line 26. Interface to external RAM data lines. |
| AA6 | DVDD_DDR | Power | DDR Interface Supply (1.8 V). |
| AA7 | DDR_DQS[3] | DDR interface | Data Strobe for DDR Data Bytes[31:24], Complement. |
| AA8 | DDR A[13] | DDR interface | Address Line 13. Interface to external RAM address lines. For designs that must |
| 7.0.10 | | BBITIMEETIGE | maintain consistency with the ADV8002 or the ADV8003, this pin can be grounded or |
| | | | left unconnected. |
| AA9 | DDR_A[8] | DDR interface | Address Line 8. Interface to external RAM address lines. |
| AA10 | DVDD_DDR | Power | DDR Interface Supply (1.8 V). |
| AA11 | DDR_A[2] | DDR interface | Address Line 2. Interface to external RAM address lines. |
| AA12 | GND | GND | Ground. |
| AA13 | DDR_CS | DDR interface | DDR Chip Select. Interface to external DDR RAM chip selects. |
| AA14 | DVDD_DDR | Power | DDR Interface Supply (1.8 V). |
| AA15 | DDR_CK | DDR interface | DDR Memory Clock. Interface to external DDR RAM clock lines. |
| AA16 | GND | GND | Ground. |
| AA17 | DDR_DQ[11] | DDR interface | Data Line 11. Interface to external RAM data lines. |
| AA18 | DVDD_DDR | Power | DDR Interface Supply (1.8 V). |
| AA19 | DDR_DM[1] | DDR interface | Data Mask for Data Lines[15:8]. |
| AA20 | DDR_DM[0] | DDR interface | Data Mask for Data Lines[7:0]. |
| AA21 | GND | GND | Ground. |
| AA22 | GND | GND | Ground. |
| AA23 | DDR_DQ[3] | DDR interface | Data Line 3. Interface to external RAM data lines. |
| AB1 | DDR_DQ[21] | DDR interface | Data Line 21. Interface to external RAM data lines. |
| _ | | | Pov 0 Page 43 of 52 |

| Pin No. | Mnemonic | Туре | Description | | |
|---------|------------|----------------------------|---|--|--|
| AB2 | DDR_DQ[19] | DDR interface | Data Line 19. Interface to external RAM data lines. | | |
| AB3 | DDR_DQ[17] | DDR interface | Data Line 17. Interface to external RAM data lines. | | |
| AB4 | DDR_DM[2] | DDR interface | Data Mask for Data Lines[23:16]. | | |
| AB5 | DDR_DQ[30] | DDR interface | Data Line 30. Interface to external RAM data lines. | | |
| AB6 | DDR_DM[3] | DDR interface | Data Mask for Data Lines[31:24]. | | |
| AB7 | DDR_DQ[31] | DDR interface | Data Line 31. Interface to external RAM data lines. | | |
| AB8 | DDR_DQ[29] | DDR interface | Data Line 29. Interface to external RAM data lines. | | |
| AB9 | DDR_A[12] | DDR interface | Address Line 12. Interface to external RAM address lines. | | |
| AB10 | DDR_A[6] | DDR interface | Address Line 6. Interface to external RAM address lines. | | |
| AB11 | DDR_A[3] | DDR interface | Address Line 3. Interface to external RAM address lines. | | |
| AB12 | DDR_A[0] | DDR interface | Address Line 0. Interface to external RAM address lines. | | |
| AB13 | DDR_BA[0] | DDR interface | Bank Address Line 0. Indicates which data bank to write to/read from. | | |
| AB14 | DDR_RAS | DDR interface | Row Address Strobe for DDR Memory. | | |
| AB15 | DDR_CKE | DDR interface | Clock Enable for External DDR Memory. | | |
| AB16 | DDR_DQ[12] | DDR interface | Data Line 12. Interface to external RAM data lines. | | |
| AB17 | DDR_DQS[1] | DDR interface | Data Strobe for DDR Data Bytes[15:8], True. | | |
| AB18 | DDR_DQ[8] | DDR interface | Data Line 8. Interface to external RAM data lines. | | |
| AB19 | DDR_DQ[13] | DDR interface | Data Line 13. Interface to external RAM data lines. | | |
| AB20 | DDR_DQ[0] | DDR interface | Data Line 0. Interface to external RAM data lines. | | |
| AB21 | DDR_DQ[5] | DDR interface | Data Line 5. Interface to external RAM data lines. | | |
| AB22 | DDR_DQS[0] | DDR interface | Data Strobe for DDR Data Bytes[7:0], True. | | |
| AB23 | DDR_DQ[4] | DDR interface | Data Line 4. Interface to external RAM data lines. | | |
| AC1 | DDR_DQ[16] | DDR interface | Data Line 16. Interface to external RAM data lines. | | |
| AC2 | DDR_DQ[20] | DDR interface | Data Line 20. Interface to external RAM data lines. | | |
| AC3 | DDR_DQ[22] | DDR interface | Data Line 22. Interface to external RAM data lines. | | |
| AC4 | DDR_DQ[25] | DDR interface | Data Line 25. Interface to external RAM data lines. | | |
| AC5 | DDR_DQ[28] | DDR interface | Data Line 28. Interface to external RAM data lines. | | |
| AC6 | DDR_DQ[27] | DDR interface | Data Line 27. Interface to external RAM data lines. | | |
| AC7 | DDR_DQ[24] | DDR interface | Data Line 24. Interface to external RAM data lines. | | |
| AC8 | DDR_A[9] | DDR interface | Address Line 9. Interface to external RAM address lines. | | |
| AC9 | DDR_A[5] | DDR interface | Address Line 5. Interface to external RAM address lines. | | |
| AC10 | DDR_A[7] | DDR interface | Address Line 7. Interface to external RAM address lines. | | |
| AC11 | DDR_A[1] | DDR interface | Address Line 1. Interface to external RAM address lines. | | |
| AC12 | DDR_A[10] | DDR interface | Address Line 10. Interface to external RAM address lines. | | |
| AC13 | DDR_BA[1] | DDR interface | Bank Address Line 1. Indicates which data bank to write to/read from. | | |
| AC14 | DDR_BA[2] | DDR interface | Bank Address Line 2. Indicates which data bank to write to/read from. | | |
| AC15 | DDR_WE | DDR interface | Write Enable Signal for DDR RAM. | | |
| AC16 | DDR_VREF | DDR interface ¹ | Reference Voltage for DDR RAM. | | |
| AC17 | DDR_DQ[10] | DDR interface | Data Line 10. Interface to external RAM data lines. | | |
| AC18 | DDR_DQS[1] | DDR interface | Data Strobe for DDR Data Bytes[15:8], Complement. | | |
| AC19 | DDR_DQ[15] | DDR interface | Data Line 15. Interface to external RAM data lines. | | |
| AC20 | DDR_DQ[7] | DDR interface | Data Line 7. Interface to external RAM data lines. | | |
| AC21 | DDR_DQ[2] | DDR interface | Data Line 2. Interface to external RAM data lines. | | |
| AC22 | DDR_DQS[0] | DDR interface | Data Strobe for DDR Data Bytes[7:0], Complement. | | |
| AC23 | DDR_DQ[1] | DDR interface | Data Line 1. Interface to external RAM data lines. | | |

 $^{^{\}rm 1}$ Sensitive node. Careful layout is important. Keep the associated circuitry as close as possible to the ADV8005.

THEORY OF OPERATION VIDEO INPUT




Figure 31. Digital Video Interface

The ADV8005 can receive data via the 48-bit input pixel port, the 24-bit OSD input port, or from the output of an HDMI transmitter.

The 48-bit input pixel port can receive data from an upstream analog/HDMI front-end device such as the ADV7619. This bus can accept multiple input formats in both RGB and YPrPb color spaces. Single data rate (SDR) and double data rate (DDR) input formats are supported.

The 24-bit input pixel port can also receive video data from an upstream analog/HDMI front-end device such as the ADV7844 or OSD data from an external OSD generator. This bus can accept multiple input formats up to UXGA. SDR and DDR input formats are supported. The video input on the 24-bit pixel port can be scaled and overlaid onto the main video path.

The serial video receiver can accept the output of an HDMI transmitter such as the ADV7850 or ADV7623. Using this configuration, the front-end device can extract HDMI audio for processing before reinserting the audio into the ADV8005 via the audio pins, for output through the HDMI transmitters. Audio can also be passed through the serial video link from the HDMI transmitter. This input, however, does not support EDID or HDCP operations.

Picture-in-picture (PiP) support is possible when receiving video data on more than one of the video inputs, such as the 48-bit pixel port and the serial video receiver.

The 60-pin TTL video interface supports the following features:

- Up to 48-bit pixel input port
- Up to 24-bit pixel port for external OSD, if the ADV8005 internal OSD is not used
- Up to 36-bit pixel output port
- An SPI interface enabling video blanking interval (VBI) data insertion

PROFESSIONAL CONFIGURATION

To accommodate professional applications where HDMI and analog video output are not desired, the ADV8005 offers a 30-bit TTL input, 30-bit TTL output mode. This mode suits applications where a video signal processor is required between two TTL interfaces (for example, an HDMI receiver and an FPGA).

EXTERNAL SYNC MODE

To alleviate the challenges involved in synchronizing multiple video streams, the ADV8005 supports an external sync mode. In this mode, an external sync (VS and/or HS) is applied to the ADV8005. The video outputs from the ADV8005 then acts as a slave to the master sync timing. The ADV8005 can also synchronize two inputs to externally applied reference sync signals. An externally applied master sync signal (VS and/or HS) is. Using this external sync mode, it is possible to synchronize multiple ADV8005 output video streams to an external sync input.

FLEXIBLE DIGITAL CORE

The ADV8005 has a flexible digital core that enables many different configurations of single, dual, and triple video processing paths. Video processing can be placed first in the signal chain to ensure that all outputs are processed to the highest quality. OSD can be placed at numerous locations within the signal chain to vary the number of outputs on which the OSD is displayed. PiP can also be supported via the OSD block, using a pixel port input that is connected to the OSD block. Several modes of operation are defined to help the user quickly integrate the ADV8005 into a system.

VIDEO SIGNAL PROCESSOR (VSP)




Figure 32. Video Processing

The ADV8005 offers video deinterlacing and scaling. The deinterlacer, located in the primary VSP, is motion adaptive and offers high performance on low angle edges. It supports input video resolutions of 480i, 576i, and 1080i.

The dual scalers in the ADV8005 support the Analog Devices proprietary scaling algorithm, which provides very high quality video upscaling and downscaling. This scaling algorithm helps eradicate many of the common problems that are encountered when scaling video data, such as saw tooth, edge blurring, and ringing.

The ADV8005 is capable of upscaling and downscaling between a range of SD, HD, and ultra HD video resolutions (for example,

480p, 576p, 720p, 1080p, and $4k \times 2k$). The presence of two video scalers allows the generation of multiple different video resolutions on the ADV8005 outputs. The ADV8005 is also capable of upscaling and downscaling to and from a wide range of non-CEA (for example, VESA) formats.

Cadence detection and frame rate conversion are also supported in the ADV8005, which allows film formats to be displayed at their native frame rate, as well as being converted to the native refresh rate of the TV. Additional video processing in the ADV8005 helps with reduction of common video artifacts such as mosquito, random, and block noise. The ADV8005 also includes an aspect ratio converter, as well as a panorama mode feature.

Video metrics readbacks are provided to enable a system application to select the correct phase and frequency for VGA-type graphics inputs. These readbacks can be used to assist in tuning the sampling phase of an ADC front-end device.

The following VSP features are included:

- High performance motion adaptive SD/HD deinterlacer and scaler
- Two scalers, allowing independent scaling on ADV8005 outputs
- Frame rate converter, supporting conversion between multiple frame rates (23.976 Hz, 24 Hz, 25 Hz, 29.97 Hz, 30 Hz, 50 Hz, 59.94 Hz, and 60 Hz)
- Noise reduction, which helps with the reduction of random, block, and mosquito noise
- Six manually programmable color space converters that are distributed between inputs and outputs
- Autophase and frequency readbacks

ON-SCREEN DISPLAY (OSD)




Figure 33. Bit Map-Based OSD

The ADV8005 incorporates a bit map-based OSD block that allows users to create impressive OSD designs that can include bit map images, as well as motion and animation. Individual regions of the OSD can be alpha blended and prioritized over other regions.

An OSD development tool, Blimp, is provided to assist in the design and development of custom OSDs and to abstract the OSD hardware from the user. This tool automatically generates two design elements: a design resource (containing character sets and images) that must be downloaded to an external SPI flash on the board, and code that must be integrated with

system APIs to link the functionality of the OSD with the functionality of the system.

The OSD design resource is loaded into external DDR2 memories on power-up by the OSD coprocessor of the ADV8005. This coprocessor is responsible for handling upper level commands from the user and translating them into lower level operations for the OSD and direct memory access (DMA).

OSD features include the following:

- Pixel-by-pixel alpha blending and priority levels assigned to the different OSD components
- A high performance OSD scaler allows the rendering of OSDs at a single resolution, as well as blending at different resolutions

EXTERNAL DDR2 MEMORY




Figure 34. External DDR2 Memory Interface

External DDR2 memory is required for motion adaptive deinterlacing, scaling, frame rate conversion, and bit map OSD overlay. The bandwidth of external memory required is determined by the input video formats that the ADV8005 must support, as well as the level of video processing required (scaling, conversion, and OSD). Depending on the exact application requirements, the ADV8005 can support various combinations of memory (single or double memories) and memory sizes (up to two 2 Gb memories).

HDMI TRANSMITTERS

The ADV8005 features dual HDMI transmitters. The transmitters support all HDTV formats up to $4k \times 2k$, all mandatory, and many optional, 3D formats. Each HDMI transmitter features an audio return channel (ARC) receiver and on-chip microprocessor units with display data channel (DDC) I^2C masters to perform HDCP operations and EDID operations.

HDMI Tx features include the following:

- $\bullet \quad \text{Support for all formats up to } 4k \times 2k$
- Audio return channel (ARC) support
- Mandatory 3D formats and many optional 3D formats
- HDMI audio interface with support for multiple audio formats (S/PDIF, I²S, DSD, HBR); data can be applied externally or passed through from the serial video receiver

VIDEO ENCODER

The ADV8005 features a high speed digital-to-analog video encoder. Six 12-bit NSV, 3.3 V video DACs provide support for worldwide composite (CVBS), S-Video (Y/C), and component (YPrPb/RGB) analog outputs in SD, ED, or HD video formats. It is also possible to enable the video encoder of the ADV8005 to work in simultaneous modes where both SD and ED/HD

formats are output. Rovi (ADV8005KBCZ-8A) and non-Rovi (ADV8005KBCZ-8N) variants of the ADV8005 are available.

Encoder features include the following:

- Six 12-bit NSV video DACs capable of outputting video standards of up to 1080p with additional oversampling
- Multiformat video output support; composite (CVBS),
 S-Video (Y/C), component YPrPb (SD, ED and HD), and component RGB (SD, ED and HD)
- Simultaneous SD and ED/HD operation
- Copy generation management system (CGMS)
- Closed captioning and widescreen signaling (WSS)
- Rovi Rev. 7.1.L1 (SD) and Rev. 1.4 (ED) compliant

TYPICAL APPLICATION DIAGRAM

See Figure 35 for an example of a typical application diagram.




Figure 35. System Block Diagram

DESIGN CONSIDERATIONS POWER-UP SEQUENCE

The power-up sequence of the ADV8005 is as follows:

- 1. Hold the \overline{RESET} and PDN pins low.
- Power up the 3.3 V supplies (DVDD_IO, AVDD1, AVDD2).
- 3. A minimum delay of 20 ms is required from the point at which the 3.3 V reaches its minimum recommended value (that is, 3.14 V) before powering up the 1.8 V supplies.
- 4. Power up the 1.8 V supplies (DVDD, PVDD1, PVDD2, PVDD3, CVDD1, AVDD3, AVDD4, DVDD_DDR, PVDD_DDR) and the 1.845 V supplies (PVDD5 and PVDD6). Power these up together, that is, with a difference of less than 0.3 V between them.
- 5. RESET can be pulled high after powering up the supplies.
- 6. A complete reset is recommended after power-up. This can be performed by the system microcontroller.




Figure 36. Supply Power-Up Sequence

THERMAL CONSIDERATIONS

The thermal performance of the ADV8005 is influenced by a number of factors, for example, power dissipation of the ADV8005, printed circuit board (PCB) design, and ambient temperature.

These factors, along with any other application specific factors that may affect the thermal performance of ADV8005, must be considered to ensure that the junction temperature of the ADV8005 does not exceed 125°C.

The flexibility of the ADV8005 can, in theory, result in the device being configured in modes where the junction temperature exceeds the maximum rated specification. To ensure that this does not happen, the ADV8005 must be characterized on the final customer PCB to ensure that the maximum rated specifications are not exceeded in the planned modes of operation. Using fewer internal layers on a PCB reduces the amount of thermal conductivity between the ADV8005 and the PCB itself. This decreased thermal conductivity may necessitate some thermal management effort, or it may affect the modes in which the ADV8005 can be configured.

Calculate thermal conductivity as follows:

- Configure the ADV8005 in the highest required power mode of operation.
- 2. Measure the ambient temperature of the enclosure.
- 3. Measure the case temperature at the top of the ADV8005.

$$T_J = T_C + 5$$
°C
 $T_{JMAX} = T_{AMAX} - T_A \text{ (actual)} + T_C \text{ (actual)} + 5$ °C

where:

 T_I is the junction temperature (inside the ADV8005). T_C is the case temperature (top surface of the ADV8005). T_A is the ambient temperature (in the locality of the ADV8005).

Maximum specified T_{AMAX} for the ADV8005 is 70°C. Depending on the result of the previous calculations/measurement for the specific system, a lower T_{AMAX} limit may need to be specified for that system to ensure that T_{JMAX} remains safely below 125°C.

REGISTER MAP ARCHITECTURE

The registers of the ADV8005 are controlled via a 2-wire serial (I 2 C-compatible) interface. Addressing in the ADV8005 is 16-bit with 8-bit data. This means that I 2 C writes to the device are in the following format: <I 2 C Address>, <Address MSBs>, <Address LSBs>, <Data>.

For example, to write 0xFF to the encoder register map, which is Register 0xE4AF, the bytes sent over the I²C interface are: 0x1A, 0xE4, 0xAF, 0xFF. The addresses are outlined in Table 8. Figure 37 shows the register map architecture for the ADV8005.

The ADV8005 also has a number of SPI register maps used for OSD functions. These are accessed through the APIs defined in the Blimp software tool.

Table 8. I²C Address and Register Address Ranges

| Register Map Name | I ² C Address | Register Address |
|-------------------|---|------------------|
| Ю Мар | 0x1A (when the ALSB pin is set high) or 0x18 (when the ALSB pin is set low) | 0x1A00 to 0x1BFF |
| Primary VSP Map 1 | | 0xE800 to 0xE8FF |
| Primary VSP Map 2 | | 0xE900 to 0xE9FF |
| Secondary VSP Map | | 0xE600 to 0xE6FF |
| DPLL Map | | 0xE000 to 0xE0FF |
| Rx Main Map | | 0xE200 to 0xE2FF |
| Rx InfoFrame Map | | 0xE300 to 0xE3FF |
| Encoder Map | | 0xE400 to 0xE4FF |
| Tx1 Main Map | | 0xEC00 to 0xECFF |
| Tx1 EDID Map | | 0xEE00 to 0xEEFF |
| Tx1 UDP Map | | 0xF200 to 0xF2FF |
| Tx1 Test Map | | 0xF300 to 0xF3FF |
| Tx2 Main Map | | 0xF400 to 0xF4FF |
| Tx2 EDID Map | | 0xF600 to 0xF6FF |
| Tx2 UDP Map | | 0xFA00 to 0xFAFF |
| Tx2 Test Map | | 0xFB00 to 0xFBFF |




Figure 37. Register Map Architecture

OUTLINE DIMENSIONS




Figure 38. 425-Ball Chip Scale Package Ball Grid Array [CSP_BGA] (BC-425-1) Dimensions shown in millimeters

Table 9. Features Sets of the ADV8005 Models

| Model Number | Maximum Data Rate | Maximum Video Format | HDMI Tx Outputs | Analog Outputs | Rovi Output | VSP | OSD | TTL Output |
|-----------------------------|----------------------|--------------------------|--------------------|-------------------|----------------|-----|-----|---------------|
| ADV8005KBCZ-8A ¹ | 3 Gbps | 4k × 2k at 30 Hz (8-bit) | 2 | Six 12-bit DACs | Yes | Yes | Yes | Yes |
| ADV8005KBCZ-8N | 3 Gbps | 4k × 2k at 30 Hz (8-bit) | 2 | Six 12-bit DACs | No | Yes | Yes | Yes |
| ADV8005KBCZ-8B | 3 Gbps | 4k × 2k at 30 Hz (8-bit) | 1 | No | No | Yes | Yes | No |
| ADV8005KBCZ-8C | 3 Gbps | 4k × 2k at 30 Hz (8-bit) | 2 | No | No | Yes | Yes | No |

¹ Rovi enabled ICs require the buyer to be an approved licensee (authorized buyer) of ICs that are capable of outputting Rovi compliant video. The ADV8005KBCZ-8A incorporates copy protection technology that is protected by U.S. patents and other intellectual property rights of Rovi Corporation. Reverse engineering and disassembly are prohibited.

ORDERING GUIDE

| Model ^{1, 2} | Temperature Range | Package Description | Package Option |
|-----------------------|-------------------|---|----------------|
| ADV8005KBCZ-8A | 0°C to 70°C | 425-Ball Chip Scale Package Ball Grid Array [CSP_BGA] | BC-425-1 |
| ADV8005KBCZ-8A-RL | 0°C to 70°C | 425-Ball Chip Scale Package Ball Grid Array [CSP_BGA] | BC-425-1 |
| ADV8005KBCZ-8N | 0°C to 70°C | 425-Ball Chip Scale Package Ball Grid Array [CSP_BGA] | BC-425-1 |
| ADV8005KBCZ-8N-RL | 0°C to 70°C | 425-Ball Chip Scale Package Ball Grid Array [CSP_BGA] | BC-425-1 |
| ADV8005KBCZ-8B | 0°C to 70°C | 425-Ball Chip Scale Package Ball Grid Array [CSP_BGA] | BC-425-1 |
| ADV8005KBCZ-8B-RL | 0°C to 70°C | 425-Ball Chip Scale Package Ball Grid Array [CSP_BGA] | BC-425-1 |
| ADV8005KBCZ-8C | 0°C to 70°C | 425-Ball Chip Scale Package Ball Grid Array [CSP_BGA] | BC-425-1 |
| ADV8005KBCZ-8C-RL | 0°C to 70°C | 425-Ball Chip Scale Package Ball Grid Array [CSP_BGA] | BC-425-1 |
| EVAL-ADV8005-SMZ | | Evaluation Board | |

¹ Z = RoHS Compliant Part.

² The -RL versions are supplied on 13" reels. The non-RL versions are supplied on trays.

NOTES

NOTES

I²C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).

©2014 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

D12074-0-6/14(0)



www.analog.com