Quad 8-Bit Multiplying CMOS
D/A Converter with Memory

DAC8408

## FEATURES

## Four DACs in a 28 Pin, 0.6 Inch Wide DIP or 28-Pin J EDEC Plastic Chip Carrier

$\pm 1 / 4$ LSB Endpoint Linearity
Guaranteed Monotonic
DACs Matched to Within 1\%
Microprocessor Compatible
Read/Write Capability (with Memory)
TTL/CMOS Compatible
Four-Quadrant Multiplication
Single-Supply Operation (+5 V)
Low Power Consumption
Latch-Up Resistant
Available In Die Form
APPLICATIONS
Voltage Set Points in Automatic Test Equipment Systems Requiring Data Access for Self-Diagnostics Industrial Automation
Multichannel Microprocessor-Controlled Systems
Digitally Controlled Op Amp Offset Adjustment
Process Control
Digital Attenuators

## GENERAL DESCRIPTION

The DAC8408 is a monolithic quad 8-bit multiplying digital-toanalog CM OS converter. Each D AC has its own reference input, feedback resistor, and onboard data latches that feature read/write capability. T he readback function serves as memory for those systems requiring self-diagnostics.

A common 8-bit T TL/CM OS compatible input port is used to load data into any of the four DAC data-latches. Control lines $\overline{\mathrm{DS} 1}, \overline{\mathrm{DS} 2}$, and $\mathrm{A} / \overline{\mathrm{B}}$ determine which DAC will accept data. D ata loading is similar to that of a RAM s write cycle. D ata can be read back onto the same data bus with control line R/W. T he D AC 8408 is bus compatible with most 8 -bit microprocessors, including the 6800, 8080, 8085, and Z80. The DAC 8408 operates on a single +5 volt supply and dissipates less than 20 mW . T he D AC 8408 is manufactured using PM I's highly stable, thin-film resistors on an advanced oxide-isolated, silicon-gate, CM OS process. PM I's improved latch-up resistant design eliminates the need for external protective Schottky diodes.

ORDERING INFORMATION ${ }^{1}$

| Model | INL | DNL | Temperature <br> Range | Package <br> Description |
| :--- | :--- | :--- | :--- | :--- |
| DAC 8408 GP | $\pm 1 / 4 \mathrm{LSB}$ | $\pm 1 / 2 \mathrm{LSB}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 28 -Pin Plastic DIP |
| D AC 8408 ET | $\pm 1 / 4 \mathrm{LSBB}$ | $\pm 1 / 2 \mathrm{LSB}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 -Pin Cerdip |
| DAC $8408 \mathrm{AT}^{2}$ | $\pm 1 / 4 \mathrm{LSB}$ | $\pm 1 / 2 \mathrm{LSB}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28 -Pin Cerdip |
| DAC 8408 FT | $\pm 1 / 2 \mathrm{LSB}$ | $\pm 1 \mathrm{LSB}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 -Pin Cerdip |
| DAC $8408 \mathrm{BT}^{2}$ | $\pm 1 / 2 \mathrm{LSB}$ | $\pm 1 \mathrm{LSB}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28 -Pin Cerdip |
| DAC 8408 FPC 3 | $\pm 1 / 2 \mathrm{LSB}$ | $\pm 1 \mathrm{LSB}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 -Contact PLCC |
| DAC8408F S | $\pm 1 / 2 \mathrm{LSB}$ | $\pm 1 \mathrm{LSB}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 -Pin SOL |
| DAC 8408 FP | $\pm 1 / 2 \mathrm{LSB}$ | $\pm 1 \mathrm{LSB}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 -Pin Plastic DIP |

## NOTES

${ }^{1}$ Burn-in is available on commercial and industrial temperature range parts in cerdip, plastic DIP, and T O-can packages. For outline information see Package Information section.
${ }^{2}$ F or devices processed in total compliance to M IL-ST D-883, add /883 after part number. C onsult factory for 883 data sheet.
${ }^{3}$ F or availability and burn-in information on SO and PLCC packages, contact your local sales office.

FUNCTIONAL BLOCK DIAGRAM

REV. A


[^0]One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700

Fax: 617/326-8703

## ELECTRICAL CHARACTERISTICS

(@ $V_{D D}=+5 \mathrm{~V} ; \mathrm{V}_{\text {REF }}= \pm 10 \mathrm{~V} ; \mathrm{V}_{\text {OUT }} A, B, C, D=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ apply for DAC8408AT/BT, $T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ apply for DAC8408ET/FT/FP/FPC/FS; $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ apply for DAC8408GP, unless otherwise noted. Specifications apply for DAC $A, B, C, \& D$.

| Parameter | Symbol | Conditions | DAC8408 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| STATIC ACCURACY |  |  |  |  |  |  |
| Resolution | N |  | 8 |  |  | Bits |
| N onlinearity ${ }^{1,2}$ | INL | DAC8408A/E/G |  |  | $\pm 1 / 4$ | LSB |
|  |  | DAC8408B/F/H |  |  | $\pm 1 / 2$ | LSB |
| D ifferential | D N L | DAC8408A/E/G |  |  | $\pm 1 / 2$ | LSB |
| N onlinearity |  | DAC8408B/F/H |  |  | $\pm 1$ | LSB |
| Gain Error | $\mathrm{G}_{\text {FSE }}$ | ( U sing Internal $\mathrm{R}_{\mathrm{FB}}$ ) |  |  | $\pm 1$ | LSB |
| Gain Tempco ${ }^{3,6}$ | TC GFS |  |  | $\pm 2$ | $\pm 40$ | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Power Supply Rejection $\left(\Delta \mathrm{V}_{\mathrm{DD}}= \pm 10 \%\right)$ | PSR |  |  |  | 0.001 | \%F SR /\% |
| lout 1A, B, C, D <br> Leakage C urrent ${ }^{13}$ |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=\mathrm{F} \text { ull } \mathrm{T} \text { emperature Range } \end{aligned}$ |  |  | $\begin{aligned} & \pm 30 \\ & \pm 100 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
| REFERENCEINPUT |  |  |  |  |  |  |
| Input Resistance M atch ${ }^{4}$ |  |  |  |  | $\pm 20$ $\pm 1$ | $\begin{aligned} & \text { V } \\ & \% \end{aligned}$ |
| Input Resistance | $\mathrm{R}_{\text {IN }}$ | $\mathrm{R}_{\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}}$ | 6 | 10 | 14 | $\begin{aligned} & 10 \\ & \mathrm{k} \Omega \end{aligned}$ |
| DIGITAL INPUTS |  |  |  |  |  |  |
| Digital Input Low | $V_{\text {IL }}$ |  |  |  | 0.8 | V |
| Digital Input High | $\mathrm{V}_{\text {IH }}$ |  | 2.4 |  |  | V |
| Input Current ${ }^{5}$ |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\pm 0.01$ | $\pm 1.0$ | $\mu \mathrm{A}$ |
| Input C apacitance ${ }^{6}$ | $\mathrm{I}_{\text {IN }}$ | $\mathrm{T}_{\mathrm{A}}=\mathrm{Full} \mathrm{T}$ emperature Range |  |  | $\pm 10.0$ | $\mu \mathrm{A}$ |
|  | $\mathrm{C}_{\text {IN }}$ |  |  |  | 8 | pF |
| DATA BUS OUTPUTS |  |  |  |  |  |  |
| D igital Output Low | $\mathrm{V}_{\text {OL }}$ | 16 mA Sink |  |  | 0.4 | V |
| D igital Output High | $\mathrm{V}_{\text {OH }}$ | $400 \mu \mathrm{~A}$ Source | 4 |  |  | V |
| Output Leakage C urrent | $\mathrm{I}_{\text {LKG }}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=\mathrm{F} \text { ull } \mathrm{T} \text { emperature Range } \end{aligned}$ |  | $\begin{aligned} & \pm 0.005 \\ & \pm 0.075 \end{aligned}$ | $\begin{aligned} & \pm 1.0 \\ & \pm 10.0 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| DAC OUTPUTS ${ }^{6}$ |  |  |  |  |  |  |
| Propagation D elay ${ }^{7}$ | $t_{\text {PD }}$ |  |  | 150 | 180 | ns |
| Settling Time ${ }^{11,12}$ | $\mathrm{t}_{\mathrm{s}}$ |  |  | 190 | 250 | ns |
| Output C apacitance | Cout | DAC L atches All " 0 s " |  |  | 30 | pF |
|  |  | DAC Latches All " 1 s " |  |  | 50 | pF |
| AC F eedthrough | FT | $\left(20 \mathrm{~V}_{\mathrm{p}-\mathrm{p}} @ \mathrm{~F}=100 \mathrm{kHz}\right)$ | 54 |  |  | dB |
| SWITCHING CHARACTERISTICS ${ }^{6,10}$ |  |  |  |  |  |  |
| Write to D ata Strobe T ime | $t_{D S 1} \text { or }$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 90 |  |  | ns |
| D ata Valid to Strobe Set-Up Time | $\mathrm{t}_{\mathrm{D}, 2}$ | $\mathrm{T}_{\mathrm{A}}=\mathrm{Full}$ Temperature Range | 145 |  |  | ns |
|  | $\mathrm{t}_{\text {DSU }}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 150 |  |  | ns |
|  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{Full}$ Temperature Range | 175 |  |  | ns |
| D ata Valid to Strobe H old T ime | $\mathrm{t}_{\mathrm{DH}}$ |  | 10 |  |  | ns |
| DAC Select to Strobe Set-Up Time | $\mathrm{t}_{\text {AS }}$ |  | 0 |  |  | ns |
| DAC Select to Strobe H old T ime | $\mathrm{t}_{\mathrm{AH}}$ |  | 0 |  |  | ns |
| W rite Select to Strobe Set-Up T ime | $\mathrm{t}_{\text {wSU }}$ |  | 0 |  |  | ns |
| W rite Select to Strobe H old T ime | $\mathrm{t}_{\text {wh }}$ |  | 0 |  |  | ns |
| Read to D ata Strobe Width | $\mathrm{t}_{\text {RDS }}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 220 |  |  | ns |
|  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{Full}$ Temperature Range | 350 |  |  | ns |
| D ata Strobe to Output V alid T ime | $\mathrm{t}_{\mathrm{CO}}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 320 |  |  | ns |
|  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{Full}$ Temperature R ange | 430 |  |  | ns |
| Output D ata to D eselect T ime | $\mathrm{t}_{\text {OTD }}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 200 |  |  | ns |
|  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{Full}$ T emperature R ange | 270 |  |  | ns |
| Read Select to Strobe Set-U p TimeRead Select to Strobe H old T ime | $\mathrm{t}_{\text {RSU }}$ |  | 0 |  |  | ns |
|  | $t_{\text {RH }}$ |  | 0 |  |  | ns |

[^1]ELECTRICAL CHARACTERISTICS @ $V_{D D}=+5 \mathrm{~V} ; \mathrm{V}_{\text {REF }}= \pm 10 \mathrm{~V} ; \mathrm{V}_{\text {OUT }} \mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ apply for DAC8408AT/BT, $T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ apply for DAC8408ET/FT/FP/FPC/FS; $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ apply for DAC8408GP, unless otherwise noted. Specifications apply for DAC A, B, C, \& D. Continued


## NOTES

${ }^{1} \mathrm{~T}$ his is an end-point linearity specification.
${ }^{2} \mathrm{G}$ uaranteed to be monotonic over the full operating temperature range.
${ }^{3} \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ of FSR (FSR $=\mathrm{Full}$ Scale R ange $=\mathrm{V}_{\text {REF }}-1 \mathrm{LSB}$.)
${ }^{4}$ Input Resistance T emperature C oefficient $=+300 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.
${ }^{5} \mathrm{~L}$ ogic Inputs are M OS gates. Typical input current at $+25^{\circ} \mathrm{C}$ Is less than 10 nA .
${ }^{6} \mathrm{G}$ uaranteed by design.
${ }^{7}$ F rom Digital Input to $90 \%$ of final analog output current.
${ }^{8}$ All D igital Inputs " 0 " or $V_{D D}$.
${ }^{9}$ All Digital Inputs $\mathrm{V}_{\text {IH }}$ or $\mathrm{V}_{\text {IL }}$.
${ }^{10}$ See Timing Diagram.
${ }^{11}$ D igital Inputs $=0 \mathrm{~V}$ to $\mathrm{V}_{D D}$ or $\mathrm{V}_{D D}$ to 0 V .
${ }^{12}$ Extrapolated: $\mathrm{t}_{\mathrm{S}}(1 / 2 \mathrm{LSB})=\mathrm{t}_{\mathrm{PD}}+6.2 \tau$ where $\tau=$ the measured first time constant of the final RC decay.
${ }^{13} \mathrm{~A}$ ll Digital Inputs $=0 \mathrm{~V} ; \mathrm{V}_{\text {REF }}=+10 \mathrm{~V}$.
Specifications subject to change without notice.

## PIN CONNECTIONS



ABSOLUTE MAXIMUM RATINGS
( $T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

V VD to DGND ......................................... 0 V , +7 V
Iout 1a, I Iout 1b,
$I_{\text {OUT } 1 \mathrm{c}}, \mathrm{I}_{\text {OUT } 1 \mathrm{D}}$ to DGND $\ldots . . . . .$.
$R_{F B} A, R_{F B} B, R_{F B} C, R_{F B} D$ to $I_{\text {OUt }} \ldots . . . . . . . . . . .$.
Iout 2A, Iout 2B,
I IOT 2C, $I_{\text {OUT } 2 \text { D }}$ to DGND $\ldots . . . . .$.
DB0 through DB7 to DGND ......... -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
Control Logic
Input Voltage to DGND ........... $-0.3 \mathrm{~V}+\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
$\mathrm{V}_{\text {REF }} \mathrm{A}, \mathrm{V}_{\text {REF }} \mathrm{B}, \mathrm{V}_{\text {REF }} \mathrm{C}, \mathrm{V}_{\text {REF }} \mathrm{D}$ to

Operating Temperature R ange
C ommercial Grade (GP) . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Industrial Grade (ET , FT , FP, FPC, FS) . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
M ilitary Grade (AT, BT ) . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . $+150^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec ) . . . . . . . . . . . . . $+300^{\circ} \mathrm{C}$


| PackageType | $\boldsymbol{\theta}_{\mathbf{J A}}{ }^{*}$ | $\boldsymbol{\theta}_{\mathbf{J c}}$ | Units |
| :--- | :--- | :--- | :--- |
| 28-Pin H ermetic DIP (T) | 55 | 10 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 28-Pin Plastic DIP (P) | 53 | 27 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 28-Pin SOL (S) | 68 | 23 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 28-Contact PLCC (PC) | 66 | 29 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{*} \theta_{J A}$ is specified for worst case mounting conditions, i.e., $\theta_{J A}$ is specified for device in socket for cerdip and P-DIP packages; $\theta_{\mathrm{JA}}$ is specified for device soldered to printed circuit board for SOL and PLCC packages.

## CAUTION

1. Do not apply voltages higher than $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ or less than -0.3 V potential on any terminal except $\mathrm{V}_{\text {REF }}$ and $\mathrm{R}_{\mathrm{FB}}$.
2. The digital control inputs are diode-protected; however, permanent damage may occur on unconnected inputs from high energy electrostatic fields. K eep in conductive foam at all times until ready to use.
3. U se proper antistatic handling procedures.
4. Absolute $M$ aximum Ratings apply to both packaged devices and DICE. Stresses above those listed under Absolute M aximum Ratings may cause permanent damage to the device.


## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the D AC 8408 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

DICE CHARACTERISTICS


| 1. $V_{D D}$ | 15. DB6 |
| :---: | :---: |
| 2. $\mathrm{V}_{\text {REF }} \mathrm{A}$ | 16. DB7 (M SB) |
| 3. $\mathrm{RFB}_{\mathrm{F}} \mathrm{A}$ | 17. $\mathrm{A} / \overline{\mathrm{B}}$ |
| 4. Iout ia | 18. $\mathrm{R} / \mathrm{W}$ |
| 5. Iout 2A $/ l_{\text {Out }}$ 2B | 19. $\overline{\mathrm{DS} 1}$ |
| 6. Iout ib | 20. DS2 |
| 7. $\mathrm{RFB} B$ | 21. $\mathrm{V}_{\text {REF }} \mathrm{D}$ |
| 8. $V_{\text {REF }} \mathrm{B}$ | 22. $\mathrm{R}_{\mathrm{FB}} \mathrm{D}$ |
| 9. DB0 (LSB) | 23. Iout 1 d |
| 10. DB1 | 24. Iout 2c/lout 2D |
| 11. DB2 | 25. Iout ic |
| 12. DB3 | 26. $\mathrm{R}_{\mathrm{FB}} \mathrm{C}$ |
| 13. DB4 | 27. V ${ }_{\text {ReF }} \mathrm{C}$ |
| 14. D B5 | 28. DGND |

DIE SIZE $0.130 \times 0.124$ inch, 16,120 sq. mils
$(3.30 \times 3.15 \mathrm{~mm}, 10.4 \mathrm{sq} . \mathrm{mm})$

WAFER TESTLIMITS at $\mathrm{V}_{\text {DD }}=+5 \mathrm{~V} ; \mathrm{V}_{\text {REF }}= \pm 10 \mathrm{~V} ; \mathrm{V}_{\text {OUP }} \mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. Specifications apply for DAC A, B, C, \& D.

| Parameter | Symbol | Conditions | DAC8408G Limits | Units |
| :---: | :---: | :---: | :---: | :---: |
| STATIC ACCURACY <br> Resolution N onlinearity ${ }^{1}$ <br> Differential N onlinearity <br> G ain Error <br> Power Supply Rejection $\left(\Delta V_{D D}= \pm 10 \%\right)^{2}$ <br> lout 1A, B, C, D Leakage Current | N <br> INL <br> D N L <br> GFSE <br> PSR $\begin{aligned} & \mathrm{I}_{\text {LKG }} \\ & \mathrm{V}_{\text {REF }}=+10 \mathrm{~V} \end{aligned}$ | U sing Internal $\mathrm{R}_{\mathrm{FB}}$ <br> $U$ sing Internal $R_{F B}$ <br> All Digital Inputs $=0 \mathrm{~V}$ | $\begin{aligned} & 8 \\ & \pm 1 / 2 \\ & \pm 1 \\ & \pm 1 \\ & 0.001 \\ & \pm 30 \end{aligned}$ | Bits min <br> LSB max <br> LSB max <br> LSB max <br> \%FSR/\% max <br> nA max |
| REFERENCE INPUT <br> Reference Input Resistance ${ }^{3}$ Input Resistance M atch | $\begin{aligned} & \mathrm{R}_{\text {IN }} \\ & \mathrm{R}_{\mathrm{IN}} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 6 / 14 \\ & \pm 1 \end{aligned}$ | k $\Omega$ min/max \% max |
| DIGITAL INPUTS Digital Input Low Digital Input High Input Current ${ }^{4}$ | $\begin{aligned} & V_{\text {IL }} \\ & V_{1 H} \end{aligned}$ |  | $\begin{aligned} & 0.8 \\ & 2.4 \\ & \pm 1.0 \end{aligned}$ | V max <br> $V$ min <br> $\mu \mathrm{A}$ max |
| DATA BUS OUTPUTS Digital Output Low Digital Output High Output Leakage Current | $\begin{aligned} & V_{\text {OL }} \\ & V_{\text {OH }} \\ & I_{\text {LKG }} \\ & \hline \end{aligned}$ | 1.6 mA Sink $400 \mu \mathrm{~A}$ Source | $\begin{aligned} & 0.4 \\ & 4 \\ & \pm 1.0 \end{aligned}$ | $\vee$ max V min $\mu \mathrm{A}$ max |
| POWER SUPPLY Supply Current ${ }^{5}$ Supply Current ${ }^{6}$ | $\begin{aligned} & I_{D D} \\ & I_{D D} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 50 \\ & 1.0 \end{aligned}$ | $\mu \mathrm{A}$ max mA max |

## NOTES

${ }^{1} \mathrm{~T}$ his is an endpoint linearity specification.
${ }^{2} \mathrm{FSR}$ is Full Scale Range $=\mathrm{V}_{\text {ReF }}-1 \mathrm{LSB}$.
${ }^{3}$ Input Resistance $T$ emperature C oefficient approximately equals $+300 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.
${ }^{4}$ Logic inputs are MOS gates. T ypical input current at $+25^{\circ} \mathrm{C}$ is less than 10 nA .
${ }^{5}$ All D igital Inputs are either " 0 " or $V_{D D}$.
${ }^{6}$ All Digital Inputs are either $\mathrm{V}_{\text {IH }}$ or $\mathrm{V}_{\text {IL }}$.
Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

TYPICAL PERFORMANCE CHARACTERISTICS


Supply Current vs. Logic Level


Analog Crosstalk vs. Frequency


TIMING MEASUREMENT REFERENCE LEVEL IS $\frac{V_{I H}+V_{I N L}}{2}$.
Timing Diagram

## PARAMETER DEFINITIONS

## RESOLUTION

Resolution is the number of states $\left(2^{n}\right)$ that the full-scale range (FSR) of a DAC is divided (or resolved) into.

## NONLINEARITY

$N$ onlinearity (Relative A ccuracy) is a measure of the maximum deviation from a straight line passing through the end-points of the D AC transfer function. It is measured after adjusting for ideal zero and full-scale and is expressed in LSB, \%, or ppm of full-scale range.

## DIFFERENTIAL NONLINEARITY

Differential N onlinearity is the worst case deviation of any adjacent analog outputs from the ideal 1 LSB step size. A specified differential nonlinearity of $\pm 1$ LSB maximum over the operating temperature range ensures monotonicity.

## GAIN ERROR

G ain Error (full-scale error) is a measure of the output error between the ideal and actual DAC output. The ideal full-scale output is $\mathrm{V}_{\text {REF }}-1 \mathrm{LSB}$.

## OUTPUT CAPACITANCE

O utput C apacitance is that capacitance between $I_{\text {OUT } 1 A}, I_{\text {OUT 1B }}$, Iout 1c, or Iout id and AGND.

## AC FEEDTHROUGH ERROR

This is the error caused by capacitance coupling from $V_{\text {REF }}$ to the DAC output with all switches off.

## SETTLING TIME

Settling T ime is the time required for the output function of the DAC to settle to within 1/2 LSB for a given digital input signal.

## PROPAGATION DELAY

This is a measure of the internal delays of the DAC. It is defined as the time from a digital input change to the analog output current reaching $90 \%$ of its final value.

## CHANNE L-TO-CHANNEL ISOLATION

This is the portion of input signal that appears at the output of a DAC from another DAC's reference input. It is expressed as a ratio in dB.

## DIGITAL CROSSTALK

Digital Crosstalk is the glitch energy transferred to the output of one DAC due to a change in digital input code from other DACs. It is specified in nV s.

## DAC8408

## CIRCUIT INFORMATION

The DAC 8408 combines four identical 8-bit CM OS DACs onto a single monolithic chip. E ach DAC has its own reference input, feedback resistor, and on-board data latches. It also features a read/write function that serves as an accessible memory location for digital-input data words. The DAC's three-state readback drivers place the data word back onto the data bus.

## D/A CONVERTER SECTION

Each DAC contains a highly stable, silicon-chromium, thin-film, R-2R resistor ladder network and eight pairs of current steering switches. T hese switches are in series with each ladder resistor and are single-pole, double-throw NM OS transistors; the gates of these transistors are controlled by CM OS inverters. Figure 1 shows a simplified circuit of the $\mathrm{R}-2 \mathrm{R}$ resistor ladder section, and Figure 2 shows an approximate equivalent switch circuit. The current through each resistor leg is switched between I IUT 1 and Iout 2. This maintains a constant current in each leg, regardless of the digital input logic states.
Each transistor switch has a finite "ON" resistance that can introduce errors to the DAC's specified performance. These resistances must be accounted for by making the voltage drop across each transistor equal to each other. This is done by binarilyscaling the transistor's "ON" resistance from the most significant bit (M SB) to the least significant bit (LSB). With 10 volts applied at the reference input, the current through the M SB switch is 0.5 mA , the next bit is 0.25 mA , etc.; this maintains a constant 10 mV drop across each switch and the converter's accuracy is maintained. It also results in a constant resistance appearing at the DAC's reference input terminal; this allows the DAC to be driven by a voltage or current source, ac or dc of positive or negative polarity.
Shown in Figure 3 is an equivalent output circuit for DAC A. The circuit is shown with all digital inputs high. The leakage current source is the combination of surface and junction leakages to the substrate. T he 1/256 current source represents the constant 1-bit current drain through the ladder terminating resistor. The situation is reversed with all digital inputs low, as shown in Figure 4. The output capacitance is code dependent, and therefore, is modulated between the low and high values.


Figure 1. Simplified D/A Circuit of DAC8408


Figure 2. N-Channel Current Steering Switch


Figure 3. Equivalent DAC Circuit (All Digital Inputs HIGH)


Figure 4. Equivalent DAC Circuit (All Digital Inputs LOW)

## DIGITAL SECTION

Figure 5 shows the digital input/output structure for one bit. The digital WR, $\overline{\mathrm{WR}}$, and $\overline{\mathrm{RD}}$ controls shown in the figure are internally generated from the external $A / \bar{B}, R / \overline{\mathrm{W}}, \overline{\mathrm{DS} 1}$, and $\overline{\mathrm{DS} 2}$ signals. T he combination of these signals decide which DAC is selected. The digital inputs are CM OS inverters, designed such that T TL input levels ( 2.4 V and 0.8 V ) are converted into CM OS logic levels. When the digital input is in the region of 1.2 V to 1.8 V , the input stages operate in their linear region and draw current from the +5 V supply (see $T$ ypical Supply C urrent vs. Logic Level curve on page 6). It is recommended that the digital input voltages be as close to $\mathrm{V}_{D D}$ and DGND as is practical in order to minimize supply currents. This allows maximum savings in power dissipation inherent with CM OS devices. The three-state readback digital output drivers (in the active mode) provide TT L-compatible digital outputs with a fan-out of one TTL load. The three state digital readback leakage-current is typically 5 nA .


Figure 5. Digital Input/Output Structure

## INTERFACE LOGIC SECTION

## DAC Operating Modes

- All DACs in HOLD MODE.
- DAC A, B, C, or D individually selected (WRITE MODE).
- DAC A, B, C, or D individually selected (READ M ODE).
- DACs A and C simultaneously selected (WRITE M ODE).
- DACsB and D simultaneously selected (WRITE MODE).

DAC Selection: C ontrol inputs, $\overline{\mathrm{DS} 1}, \overline{\mathrm{DS} 2}$, and $\mathrm{A} / \overline{\mathrm{B}}$ select which DAC can accept data from the input port (see M ode Selection T able).
Mode Selection: C ontrol inputs $\overline{\mathrm{DS}}$ and $\mathrm{R} / \overline{\mathrm{W}}$ control the operating mode of the selected DAC.
Write Mode: When the control inputs $\overline{\mathrm{DS}}$ and $\mathrm{R} / \overline{\mathrm{W}}$ are both low, the selected DAC is in the write mode. The input data latches of the selected DAC are transparent, and its analog output responds to activity on the data inputs DB0-D B7.
Hold Mode: The selected DAC latch retains the data that was present on the bus line just prior to $\overline{\mathrm{DS}}$ or $\mathrm{R} / \overline{\mathrm{W}}$ going to a high state. All analog outputs remain at the values corresponding to the data in their respective latches.
Read Mode: When $\overline{\mathrm{DS}}$ is low and $\mathrm{R} / \overline{\mathrm{W}}$ is high, the selected DAC is in the read mode, and the data held in the appropriate latch is put back onto the data bus.

MODE SELECTION TABLE

| Control Logic |  |  |  | Mode | DAC |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DS1 | DS2 | A/B | R// $/ \overline{\mathbf{w}}$ |  |  |
| L | H | H | L | WRITE | A |
| L | H | L | L | WRITE | B |
| H | L | H | L | WRITE | C |
| H | L | L | L | WRITE | D |
| L | H | H | H | READ | A |
| L | H | L | H | READ | B |
| H | L | H | H | READ | C |
| H | L | L | H | READ | D |
| L | L | H | L | WRITE | A\&C |
| L | L | L | L | WRITE | $B \& D$ |
| H | H | X | X | HOLD | A/B/C/D |
|  | L | H | H | HOLD | A/B/C/D |
|  | L | L | H | HOLD | A/B/C/D |

## DAC8408

## BASIC APPLICATIONS

Some basic circuit configurations are shown in Figures 6 and 7. Figure 6 shows the D AC 8408 connected in a unipolar configuration (2-Quadrant M ultiplication), and Table I shows the C ode T able. Resistors R1, R2, R3, and R4 are used to trim full scale output. Full-scale output voltage $=\mathrm{V}_{\text {REF }}-1 \mathrm{LSB}=\mathrm{V}_{\text {REF }}\left(1-2^{-8}\right)$ or $\mathrm{V}_{\text {REF }} \times(255 / 256)$ with all digital inputs high. L ow temperature coefficient (approximately $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ) resistors or trimmers should be selected if used. Full scale can also be adjusted using $\mathrm{V}_{\text {REF }}$ voltage. T his will eliminate resistors R1, R2, R 3, and R 4. In many applications, R 1 through R 4 are not required, and the maximum gain error will then be that of the DAC.
Each DAC exhibits a variable output resistance that is codedependent. T his produces a code-dependent, differential nonlinearity term at the amplifier's output which can have a maximum value of $0.67 \times$ the amplifier's offset voltage. This differential nonlinearity term adds to the R-2R resistor ladder differ-ential-nonlinearity; the output may no longer be monotonic. To maintain monotonicity and minimize gain and linearity errors, it is recommended that the op amp offset voltage be adjusted to less than $10 \%$ of 1 LSB ( 1 LSB $=2^{-8} \times V_{\text {REF }}$ or $1 / 256 \times V_{\text {REF }}$ ), or less than 3.9 mV over the operating temperature range. Zeroscale output voltage (with all digital inputs low) may be adjusted using the op amp offset adjustment. C apacitors C $1, \mathrm{C} 2, \mathrm{C} 3$, and C4 provide phase compensation and help prevent overshoot and ringing when using high speed op amps.
Figure 7 shows the recommended circuit configuration for the bipolar operation (4-quadrant multiplication), and T able II shows the C ode T able. T rimmer resistors R17, R18, R19, and R20
are used only if gain error adjustments are required and range between $50 \Omega$ and $1000 \Omega$. Resistors R21, R22, R 23, and R24 will range betwen $50 \Omega$ and $500 \Omega$. If these resistors are used, it is essential that resistor pairs R9-R 13, R 10-R14, R11-R15, R12-R16 are matched both in value and tempco. They should be within $0.01 \%$; wire wound or metal foil types are preferred for best temperature coefficient matching. The circuits of Figure 6 and 7 can either be used as a fixed reference D/A converter, or as an attenuator with an ac input voltage.

Table I. Unipolar Binary Code Table (Refer to Figure 6)

| DAC Data Input MSB LSB | Analog Output |
| :---: | :---: |
| 11111111 | $-\mathrm{V}_{\text {REF }}\left(\frac{255}{256}\right)$ |
| 10000001 | $-\mathrm{V}_{\text {REF }}\left(\frac{129}{256}\right)$ |
| 10000000 | $-\mathrm{V}_{\text {REF }}\left(\frac{128}{256}\right)=\frac{-V_{I N}}{2}$ |
| 01111111 | $-\mathrm{V}_{\text {REF }}\left(\frac{127}{256}\right)$ |
| 00000001 | $-\mathrm{V}_{\text {REF }}\left(\frac{1}{256}\right)$ |
| 00000000 | $-\mathrm{V}_{\text {REF }}\left(\frac{0}{256}\right)=0$ |

NOTE
1 LSB $=\left(2^{-8}\right)\left(V_{\text {REF }}\right)=\frac{1}{256}\left(\mathrm{~V}_{\text {REF }}\right)$

*ALL AMPLIFIERS ARE OP-27s, 1/4 OP-420s, OR 1/4 OP-421s.
Figure 6. Quad DAC Unipolar Operation (2-Quadrant Multiplication)


Figure 7. Quad DAC Bipolar Operation (4-Quadrant Multiplication)

Table II. Bipolar (Offset Binary) Code Table (Refer to Figure 7)

| DAC Data Input MSB LSB | Analog Output (DAC A OR DAC B) |
| :---: | :---: |
| 11111111 | $+\mathrm{V}_{\text {REF }}\left(\frac{127}{128}\right)$ |
| 1000001 | $+\mathrm{V}_{\text {REF }}\left(\frac{1}{128}\right)$ |
| 1000000 | 0 |
| 01111111 | $-\mathrm{V}_{\text {REF }}\left(\frac{1}{128}\right)$ |
| 00000001 | $-\mathrm{V}_{\text {REF }}\left(\frac{127}{128}\right)$ |
| 00000000 | $-\mathrm{V}_{\text {REF }}\left(\frac{128}{128}\right)$ |

NOTE
$1 \mathrm{LSB}=\left(2^{-7}\right)\left(\mathrm{V}_{\text {REF }}\right)=\frac{1}{128}\left(\mathrm{~V}_{\text {REF }}\right)$

## APPLICATION HINTS

General Ground Management: AC or transient voltages between AGND and DGND can appear as noise at the DAC 8408's analog output. Note that in Figures 5 and $6, I_{\text {Out 2A }} \mathrm{I}_{\text {Out } 2 \mathrm{~B}}$ and $I_{\text {out } 2 \mathrm{cl}}$ lout 2 D are connected to AGND. Therefore, it is recommended that AGND and DGND be tied together at the DAC 8408 socket. In systems where AGND and DGND are tied together on the backplane, two diodes (1N 914 or equivalent) should be connected in inverse parallel between AGND and DGND.
Write Enable Timing: D uring the period when both $\overline{\mathrm{DS}}$ and $\mathrm{R} / \overline{\mathrm{W}}$ are held low, the DAC latches are transparent and the analog output responds directly to the digital data input. To prevent unwanted variations of the analog output, the $R / \bar{W}$ should not go low until the data bus is fully settled (DATA VALID).

## DAC8408

## SINGLE SUPPLY, VOLTAGE OUTPUT OPERATION

T he D AC 8408 can be connected with a single +5 V supply to produce DAC output voltages from 0 V to +1.5 V . In Figure 8, the DAC $8408 \mathrm{R}-2 \mathrm{R}$ ladder is inverted from its normal connection. $\mathrm{A}+1.500 \mathrm{~V}$ reference is connected to the current output pin 4 (I Iout 1A $)$, and the normal $\mathrm{V}_{\text {REF }}$ input pin becomes the DAC output. Instead of a normal current output, the R-2R ladder outputs a voltage. The OP-490, consisting of four precision low power op amps that can operate its inputs and outputs to zero volts, buffers the DAC to produce a low impedance output voltage from 0 V to +1.5 V full-scale. T able III shows the code table. With the supply and reference voltages as shown, better than $1 / 2$ LSB differential and integral nonlinearity can be expected. To maintain this performance level, the +5 V supply must not drop below 4.75 V . Similarly, the reference voltage must be no higher than 1.5 V . This is because the CM OS switches require a minimum level of bias in order to maintain the linearity performance.

Table III. Single Supply Binary Code Table (Refer to Figure 8)

| DAC Data Input MSB LSB | Analog Output |
| :---: | :---: |
| 111111111 | $\mathrm{V}_{\text {REF }}\left(\frac{255}{256}\right),+1.4941 \mathrm{~V}$ |
| 10000001 | $\mathrm{V}_{\text {REF }}\left(\frac{129}{256}\right),+0.7559 \mathrm{~V}$ |
| 1000000 | $\mathrm{V}_{\text {REF }}\left(\frac{128}{256}\right),+0.7500 \mathrm{~V}$ |
| 011111111 | $\mathrm{V}_{\text {REF }}\left(\frac{127}{256}\right),+0.7441 \mathrm{~V}$ |
| 00000001 | $\mathrm{V}_{\text {REF }}\left(\frac{1}{256}\right),+0.0059 \mathrm{~V}$ |
| 00000000 | $\mathrm{V}_{\text {REF }}\left(\frac{0}{256}\right), 0.0000 \mathrm{~V}$ |



Figure 8. Unipolar Supply, Voltage Output DAC Operation


Figure 9. A Digitally Programmable Universal Active Filter

## A DIGITALLY PROGRAMMABLE ACTIVE FILTER

A powerful D/A converter application is a programmable active filter design as shown in Figure 9. The design is based on the state-variable filter topology which offers stable and repeatable filter characteristics. DAC B and DAC D can be programmed in tandem with a single digital byte load which sets the center frequency of the filter. DAC A sets the $Q$ of the filter. DAC $C$ sets the gain of the filter transfer function. T he unique feature of this design is that varying the gain of filter does not affect the Q of the filter. Similarly, the reverse is also true. This makes the programmability of the filter extremely reliable and predictable. $N$ ote that low-pass, high-pass, and bandpass outputs are available. This sophisticated function is achieved in only two IC packages.
The network analyzer photo shown in Figure 10 superimposes five actual bandpass responses ranging from the lowest frequency of $75 \mathrm{~Hz}(1 \mathrm{LSB}$ ON ) to a full-scale frequency of 19.132 kHz (all bits ON ), which is equivalent to a 256 to 1 dynamic range. The frequency is determined by $f_{C}=1 / 2 \pi R C$ where $R$ is the ladder resistance ( $\mathrm{R}_{\text {IN }}$ ) of the DAC 8408, and C is 1000 pF . $N$ ote that from device to device, the resistance $R_{\text {IN }}$ varies. Thus some tuning may be necessary.


Figure 10. Programmable Active Filter Band-Pass Frequency Response
All components used are available off-the-shelf. U sing low drift thin-film resistors, the DAC 8408 exhibits very stable performance over temperature. The wide bandwidth of the OP-470 produces excellent high frequency and high Q response. In addition, the OP470's low input offset voltage assures an unusually low dc offset at the filter output.


Figure 11. A Digitally Programmable, Low-Distortion Sinewave Oscillator

## A LOW-DISTORTION, PROGRAMMABLE

## SINEWAVE OSCILLATOR

By varying the previous state-variable filter topology slightly, one can obtain a very low distortion sinewave oscillator with programmable frequency feature as shown in Figure 11. A gain, DAC B and DAC D in tandem control the oscillating frequency based on the relationship $f_{C}=1 / 2 \pi R C$. Positive feedback is accomplished via the $82.5 \mathrm{k} \Omega$ and the $20 \mathrm{k} \Omega$ potentiometer. The Q of the oscillator is determined by the ratio of $10 \mathrm{k} \Omega$ and
$475 \Omega$ in series with the FET transistor, which acts as an automatic gain control variable resistor. The AGC action maintains a very stable sinewave amplitude at any frequency. A gain, only two ICs accomplish a very useful function.
At the highest frequency setting, the harmonic distortion level measures $0.016 \%$. As the frequencies drop, distortion also drops to a low of $0.006 \%$. At the lowest frequency setting, distortion came back up to a worst case of $0.035 \%$.

## Package/Price Information

Quad 8-Bit Multiplying CMOS D/A Converter with Memory

| Model | Status | Package <br> Description | Pin <br> Count | Temperature <br> Range | Price* <br> $(100-499)$ |
| :--- | :--- | :--- | :--- | :--- | :---: |
| 5962-8967801XA | PRODUCTION | CERDIP GLASS SEAL | 28 | MILITARY | $\$ 53.66$ |
| 5962-8967802XA | PRODUCTION | CERDIP GLASS SEAL | 28 | MILITARY | $\$ 45.79$ |
| DAC8408AT/883C | PRODUCTION | CERDIP GLASS SEAL | 28 | MILITARY | $\$ 48.79$ |
| DAC8408BTC/883C | PRODUCTION | CER. LEADLESS CHIP CARRIER | 28 | MILITARY | $\$ 57.20$ |
| DAC8408ET | PRODUCTION | CERDIP GLASS SEAL | 28 | INDUSTRIAL | - |
| DAC8408FP | PRODUCTION | PLASTIC/EPOXY DIP | 28 | INDUSTRIAL | $\$ 8.83$ |
| DAC8408FPC | PRODUCTION | PLASTIC LEAD CHIP CARRIER | 28 | INDUSTRIAL | $\$ 9.71$ |
| DAC8408FS | PRODUCTION | STD S.O. PKG (SOIC) | 28 | INDUSTRIAL | $\$ 9.71$ |
| DAC8408FT | PRODUCTION | CERDIP GLASS SEAL | 28 | INDUSTRIAL | - |
| DAC8408GBC | PRODUCTION | CHIPS/DIE SALES | - | TBD | $\$ 18.26$ |
| DAC8408GP | PRODUCTION | PLASTIC/EPOXY DIP | 28 | INDUSTRIAL | $\$ 14.85$ |

* This price is provided for budgetary purposes as recommended list price in U.S. Dollars per unit in the stated volume. $\operatorname{Pr}$ Boards and Kits is based on 1-piece pricing. View Pricing and Availability for further information.


[^0]:    Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

[^1]:    Specifications subject to change without notice.

