

1-Mbit (128 K × 8) Static RAM

Features

■ Very high speed: 45 ns

■ Temperature ranges

□ Industrial: -40 °C to +85 °C
□ Automotive-A: -40 °C to +85 °C
□ Automotive-E: -40 °C to +125 °C

■ Voltage range: 4.5 V to 5.5 V

■ Pin compatible with CY62128B

■ Ultra low standby power

Typical standby current: 1 μA

Maximum standby current: 4 μA (Industrial)

■ Ultra low active power

□ Typical active current: 1.3 mA at f = 1 MHz

■ Easy memory expansion with \overline{CE}_1 , CE_2 and \overline{OE} features

■ Automatic power down when deselected

 Complementary metal oxide semiconductor (CMOS) for optimum speed and power

■ Offered in standard Pb-free 32-pin STSOP, 32-pin SOIC, and 32-pin thin small outline package (TSOP) Type I packages

Functional Description

The CY62128E is a high performance CMOS static RAM organized as 128K words by 8 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery $\mathsf{Life^{TM}}$ (MoBL®) in portable applications. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. Placing the device into standby mode reduces power consumption by more than 99 percent when deselected ($\overline{\mathsf{CE}}_1$ HIGH or CE_2 LOW). The eight input and output pins (I/O $_0$ through I/O $_7$) are placed in a high impedance state when the device is deselected ($\overline{\mathsf{CE}}_1$ HIGH or CE_2 LOW), the outputs are disabled ($\overline{\mathsf{OE}}$ HIGH), or a write operation is in progress (CE_1 LOW and CE_2 HIGH and WE LOW).


To write to the device, take Chip Enable ($\overline{\text{CE}}_1$ LOW and CE₂ HIGH) and Write Enable ($\overline{\text{WE}}$) inputs LOW. Data on the eight I/O pins (I/O₀ through I/O₇) is then written into the location specified on the address pins (A₀ through A₁₆).


To read from the device, take Chip Enable ($\overline{\text{CE}}_1$ LOW and CE₂ <u>HIGH</u>) and Output Enable ($\overline{\text{OE}}$) LOW while forcing Write Enable ($\overline{\text{WE}}$) HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins.

The CY62128E device is suitable for interfacing with processors that have TTL I/P levels. It is not suitable for processors that require CMOS I/P levels. Please see Electrical Characteristics on page 5 for more details and suggested alternatives.

For a complete list of related resources, click here.

Logic Block Diagram







Contents

| Pin Configuration | 3 |
|--------------------------------|---|
| Product Portfolio | |
| Maximum Ratings | 5 |
| Operating Range | 5 |
| Electrical Characteristics | 5 |
| Capacitance | |
| Thermal Resistance | |
| AC Test Loads and Waveforms | 6 |
| Data Retention Characteristics | |
| Data Retention Waveform | |
| Switching Characteristics | |
| Switching Waveforms | |
| Truth Table | |

| Ordering information | 13 |
|---|----|
| Ordering Code Definitions | 13 |
| Package Diagrams | 14 |
| Acronyms | 17 |
| Document Conventions | 17 |
| Units of Measure | 17 |
| Document History Page | 18 |
| Sales, Solutions, and Legal Information | 20 |
| Worldwide Sales and Design Support | 20 |
| Products | 20 |
| PSoC® Solutions | 20 |
| Cypress Developer Community | 20 |
| Technical Support | 20 |



Pin Configuration

Figure 1. 32-pin STSOP pinout [1]




Figure 2. 32-pin TSOP I pinout [1]





Figure 3. 32-pin SOIC pinout [1]

Top View



Note

1. NC pins are not connected on the die.



Product Portfolio

| | | Po | | | Power Di | ssipation | | | | | | |
|---------------|------------------------------|---------------------------|----------------|---------------------------|-------------------|----------------|-----|----------------------|----------------------|----------------|-----------------------|-------|
| Product Range | | V _{CC} Range (V) | | V _{CC} Range (V) | | Speed | | Operating | l _{CC} (mA) | | Standby | I (A) |
| Product | Range | | | | (ns) | f = 1MHz | | f = f _{max} | | Stariuby | I _{SB2} (μA) | |
| | | Min | Typ [2] | Max | | Typ [2] | Max | Typ [2] | Max | Typ [2] | Max | |
| CY62128ELL | Industrial / Automotive-A | 4.5 | 5.0 | 5.5 | 45 ^[3] | 1.3 | 2 | 11 | 16 | 1 | 4 | |
| CY62128ELL | Automotive-E | 4.5 | 5.0 | 5.5 | 55 | 1.3 | 4 | 11 | 35 | 1 | 30 | |

Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
 When used with a 100 pF capacitive load and resistive loads as shown on page 4, access times of 55 ns (t_{AA}, t_{ACE}) and 25 ns (t_{DOE}) are guaranteed.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature-65 °C to +150 °C

Ambient temperature

to ground potential $^{[4, 5]}$... -0.5 V to 6.0 V ($V_{CC(max)} + 0.5$ V)

DC voltage applied to outputs in High Z State $^{[4,\;5]}$ -0.5 V to 6.0 V (V_{CC(max)} + 0.5 V)

DC input voltage^[4, 5]-0.5 V to 6.0 V ($V_{CC(max)} + 0.5$ V)

| Output current into outputs (LOW)20 | mΑ |
|-------------------------------------|-----|
| Static discharge voltage | |
| (MIL-STD-883, Method 3015)> 200 | 1 V |
| Latch up current> 200 | mΑ |

Operating Range

| Device | Range | Ambient Temperature | V _{CC} ^[6] |
|------------|------------------------------|------------------------|---------------------------------------|
| CY62128ELL | Industrial / Automotive-A | –40 °C to +85 °C | 4.5 V to 5.5 V |
| | Automotive-E | –40 °C to +125 °C | |

Electrical Characteristics

Over the Operating Range

| Parameter | Description | Test Conditions | | 45 ns (Industrial/ Automotive-A) | | | 55 ns (Automotive-E) | | | Unit |
|---------------------------------|---|---|--|-------------------------------------|----------------|-----------------------|----------------------|----------------|-----------------------|------|
| | · | | | Min | Typ [7] | Max | Min | Typ [7] | Max | |
| V _{OH} | Output HIGH voltage | V _{CC} = 4.5 V | I _{OH} = -1 mA | 2.4 | _ | - | 2.4 | _ | _ | V |
| | | V _{CC} = 5.5 V | $I_{OH} = -0.1 \text{ mA}$ | _ | _ | 3.4 ^[8] | _ | _ | 3.4 ^[8] | |
| V _{OL} | Output LOW voltage | I _{OL} = 2.1 mA | | _ | _ | 0.4 | - | _ | 0.4 | V |
| V _{IH} | Input HIGH voltage | V _{CC} = 4.5 V to 5.5 V | | | _ | V _{CC} + 0.5 | 2.2 | _ | V _{CC} + 0.5 | V |
| V _{IL} | Input LOW voltage | $V_{CC} = 4.5 \text{ V to 5}.$ | 5 V | -0.5 | _ | 0.8 | -0.5 | _ | 0.8 | V |
| I _{IX} | Input leakage current | $GND \le V_I \le V_{CC}$ | | -1 | _ | +1 | -4 | _ | +4 | μΑ |
| I _{OZ} | Output leakage current | $GND \leq V_O \leq V_{CC}$ | Output Disabled | -1 | _ | +1 | -4 | _ | +4 | μΑ |
| I _{CC} | V _{CC} Operating supply | $f = f_{max} = 1/t_{RC}$ | $V_{CC} = V_{CC(max)}$ | _ | 11 | 16 | _ | 11 | 35 | mA |
| | current | f = 1 MHz | I _{OUT} = 0 mA CMOS levels | _ | 1.3 | 2 | - | 1.3 | 4 | |
| I _{SB2} ^[9] | Automatic CE power-down Current—CMOS inputs | $\overline{CE}_1 \ge V_{CC} - 0.2$ $V_{IN} \ge V_{CC} - 0.2$ $f = 0, V_{CC} = V_{CC}$ | V or $CE_2 \le 0.2 \text{ V}$, V or $V_{\text{IN}} \le 0.2 \text{ V}$, (max) | - | 1 | 4 | ı | 1 | 30 | μА |

Notes

- 4. $V_{IL(min)} = -2.0 \text{ V}$ for pulse durations less than 20 ns.

- V_{IL(min)} = -2.0 V for pulse durations less than 20 ns.
 V_{IH(max)} = V_{CC} + 0.75 V for pulse durations less than 20 ns.
 Full device AC operation assumes a 100 μs ramp time from 0 to V_{CC}(min) and 200 μs wait time after V_{CC} stabilization.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
 Please note that the maximum V_{OH} limit does not exceed minimum CMOS V_{IH} of 3.5 V. If you are interfacing this SRAM with 5 V legacy processors that require a minimum V_{IH} of 3.5 V, please refer to Application Note AN6081 for technical details and options you may consider.
- 9. Only chip enables ($\overline{\text{CE}}_1$ and CE_2) must be at CMOS level to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.

Document Number: 38-05485 Rev. *P Page 5 of 20



Capacitance


| Parameter [10] | Description | Test Conditions | Max | Unit |
|------------------|--------------------|--|-----|------|
| C _{IN} | Input capacitance | $T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = V_{CC(typ)}$ | 10 | pF |
| C _{OUT} | Output capacitance | | 10 | pF |

Thermal Resistance

| Parameter [10] | Description | Test Conditions | 32-pin SOIC Package | 32-pin STSOP Package | 32-pin TSOP Package | Unit |
|-------------------|--|--|------------------------|-------------------------|------------------------|------|
| Θ_{JA} | Thermal resistance (junction to ambient) | Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit | | 32.56 | 33.01 | °C/W |
| $\Theta_{\sf JC}$ | Thermal resistance (junction to case) | board | 25.86 | 3.59 | 3.42 | °C/W |

AC Test Loads and Waveforms

Figure 4. AC Test Loads and Waveforms



| Parameters | Value | Unit |
|-----------------|-------|------|
| R1 | 1800 | Ω |
| R2 | 990 | Ω |
| R _{TH} | 639 | Ω |
| V _{TH} | 1.77 | V |

Note

^{10.} Tested initially and after any design or process changes that may affect these parameters.




Data Retention Characteristics

Over the Operating Range

| Parameter | Description | Conditions | Min | Typ [11] | Max | Unit | |
|--------------------------------|--------------------------------------|--|------------------------------|----------|-----|------|----|
| V_{DR} | V _{CC} for data retention | | | 2 | _ | _ | V |
| I _{CCDR} [12] | Data retention current | $V_{CC} = V_{DR},$ | Industrial / Automotive-A | _ | _ | 4 | μА |
| | | $\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or}$ $\text{CE}_2 \le 0.2 \text{ V},$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V or V}_{\text{IN}} \le 0.2 \text{ V}$ | Automotive-E | - | _ | 30 | μΑ |
| t _{CDR} [13] | Chip deselect to data retention time | | | 0 | - | - | ns |
| t _R ^[14] | Operation recovery time | | CY62128ELL-45 | 45 | - | _ | ns |
| | | | CY62128ELL-55 | 55 | _ | _ | |

Data Retention Waveform

Figure 5. Data Retention Waveform [15]



- 11. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ)}$, $T_A = 25$ °C. 12. Only chip enables (\overline{CE}_1 and CE_2) must be at CMOS level to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating. 13. Tested initially and after any design or process changes that may affect these parameters. 14. Full device AC operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} > 100$ µs or stable at $V_{CC(min)} > 100$ µs.

- 15. $\overline{\text{CE}}$ is the logical combination of $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$. When $\overline{\text{CE}}_1$ is LOW and $\overline{\text{CE}}_2$ is HIGH, $\overline{\text{CE}}$ is LOW; when $\overline{\text{CE}}_1$ is HIGH or $\overline{\text{CE}}_2$ is LOW, $\overline{\text{CE}}$ is HIGH.

Document Number: 38-05485 Rev. *P Page 7 of 20



Switching Characteristics

Over the Operating Range

| Parameter [16] | Description | | ndustrial / otive-A) | 55 ns (Aut | Unit | |
|-------------------|---|-----|-------------------------|------------|------|----|
| | · | Min | Max | Min | Max | |
| Read Cycle | | · | | | | |
| t _{RC} | Read cycle time | 45 | _ | 55 | _ | ns |
| t _{AA} | Address to data valid | _ | 45 | - | 55 | ns |
| t _{OHA} | Data hold from address change | 10 | _ | 10 | - | ns |
| t _{ACE} | CE ₁ LOW and CE ₂ HIGH to data valid | - | 45 | _ | 55 | ns |
| t _{DOE} | OE LOW to data valid | _ | 22 | _ | 25 | ns |
| t _{LZOE} | OE LOW to Low Z ^[17] | 5 | _ | 5 | _ | ns |
| t _{HZOE} | OE HIGH to High Z ^[17, 18] | _ | 18 | _ | 20 | ns |
| t _{LZCE} | CE ₁ LOW and CE ₂ HIGH to Low Z ^[17] | 10 | _ | 10 | _ | ns |
| t _{HZCE} | CE ₁ HIGH or CE ₂ LOW to High Z ^[17, 18] | _ | 18 | _ | 20 | ns |
| t _{PU} | CE ₁ LOW and CE ₂ HIGH to power-up | 0 | _ | 0 | _ | ns |
| t _{PD} | CE ₁ HIGH or CE ₂ LOW to power-down | _ | 45 | _ | 55 | ns |
| Write Cycle [19 | , 20] | | • | • | 1 | • |
| t _{WC} | Write cycle time | 45 | _ | 55 | _ | ns |
| t _{SCE} | CE ₁ LOW and CE ₂ HIGH to write end | 35 | _ | 40 | _ | ns |
| t _{AW} | Address setup to write end | 35 | _ | 40 | _ | ns |
| t _{HA} | Address hold from write end | 0 | _ | 0 | _ | ns |
| t _{SA} | Address setup to write start | 0 | _ | 0 | _ | ns |
| t _{PWE} | WE pulse width | 35 | _ | 40 | _ | ns |
| t _{SD} | Data setup to write end | 25 | _ | 25 | _ | ns |
| t _{HD} | Data hold from write end | 0 | _ | 0 | _ | ns |
| t _{HZWE} | WE LOW to High Z ^[17, 18] | _ | 18 | _ | 20 | ns |
| t _{LZWE} | WE HIGH to Low Z ^[17] | 10 | _ | 10 | _ | ns |


Notes


^{16.} Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns (1 V/ns) or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3 V, and output loading of the specified I_{OL}/I_{OH} as shown in the Figure 4 on page 6.
17. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any given device.
18. t_{HZCE}, t_{HZCE}, and t_{HZWE} transitions are measured when the outputs enter a high impedance state.
19. The internal Write time of the memory is defined by the overlap of WE, CE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.


^{20.} The minimum write cycle pulse width for Write Cycle No. 3 (WE Controlled, $\overline{\text{OE}}$ LOW) should be equal to sum of t_{ND} and t_{HZWE} .



Switching Waveforms







- 21. The device is continuously selected. \overline{OE} , \overline{CE}_1 = V_{IL} , CE_2 = V_{IH} . 22. \overline{WE} is HIGH for read cycle.
- 23. Address valid before or similar to $\overline{\text{CE}}_1$ transition LOW and $\overline{\text{CE}}_2$ transition HIGH.
- 24. $\overline{\text{CE}}$ is the logical combination of $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$. When $\overline{\text{CE}}_1$ is LOW and $\overline{\text{CE}}_2$ is HIGH, $\overline{\text{CE}}$ is LOW; when $\overline{\text{CE}}_1$ is HIGH or $\overline{\text{CE}}_2$ is LOW, $\overline{\text{CE}}$ is HIGH.



Switching Waveforms (continued)

Figure 8. Write Cycle No. 1 ($\overline{\text{WE}}$ Controlled) $^{[25,\ 26,\ 27,\ 28]}$ **ADDRESS** t_{SCE} t_{HA} t_{AW} t_{PWE} WE t_{HD} DATA I/O NOTE 29 DATA VALID

Notes

^{25.} \overline{CE} is the logical combination of \overline{CE}_1 and \overline{CE}_2 . When \overline{CE}_1 is LOW and \overline{CE}_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW, \overline{CE} is HIGH.

26. The internal Write time of the memory is defined by the overlap of \overline{WE} , \overline{CE} = V_{IL} . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

^{27.} Data I/O is high impedance if $\overline{\text{OE}}$ = V_{IH}.

^{28.} If $\overline{\text{CE}}_1$ goes HIGH or CE_2 goes LOW simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in high impedance state. 29. During this period, the I/Os are in output state and input signals must not be applied.



Switching Waveforms (continued)

Figure 9. Write Cycle No. 2 ($\overline{\text{CE}}_1$ or CE_2 Controlled) [30, 31, 32, 33]





Figure 10. Write Cycle No. 3 (WE Controlled, OE LOW) [30, 33, 34]



- 30. $\overline{\text{CE}}$ is the logical combination of $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$. When $\overline{\text{CE}}_1$ is LOW and $\overline{\text{CE}}_2$ is HIGH, $\overline{\text{CE}}$ is LOW; when $\overline{\text{CE}}_1$ is HIGH or $\overline{\text{CE}}_2$ is LOW, $\overline{\text{CE}}$ is HIGH.

 31. The internal Write time of the memory is defined by the overlap of $\overline{\text{WE}}$, $\overline{\text{CE}}$ = V_{IL} . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.
- 32. Data I/O is high impedance if $\overline{OE} = V_{IH}$.
- 33. If $\overline{\text{CE}}_1$ goes HIGH or CE_2 goes LOW simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in high impedance state. 34. The minimum write cycle pulse width should be equal to sum of t_{ND} and t_{HZWE} . 35. During this period, the I/Os are in output state and input signals must not be applied.



Truth Table

| CE ₁ | CE ₂ | WE | OE | Inputs/Outputs Mode | | Power |
|-------------------|-------------------|----|----|---------------------|----------------------------------|----------------------------|
| Н | X ^[36] | Х | Х | High Z | Deselect/Power down | Standby (I _{SB}) |
| X ^[36] | L | Х | Х | High Z | Deselect/Power down | Standby (I _{SB}) |
| L | Н | Н | L | Data Out | Read | Active (I _{CC}) |
| L | Н | L | Х | Data In | Write | Active (I _{CC}) |
| L | Н | Н | Н | High Z | n Z Selected, outputs disabled A | |

Note

36. The 'X' (Don't care) state for the Chip enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




Ordering Information

| Speed (ns) | Ordering Code | Package Diagram | Package Type | Operating Range |
|------------|-------------------|--------------------|-------------------------------|--------------------|
| 45 | CY62128ELL-45SXI | 51-85081 | 32-pin 450-Mil SOIC (Pb-free) | Industrial |
| | CY62128ELL-45ZAXI | 51-85094 | 32-pin STSOP (Pb-free) | |
| | CY62128ELL-45ZXI | 51-85056 | 32-pin TSOP Type I (Pb-free) | |
| | CY62128ELL-45SXA | 51-85081 | 32-pin 450-Mil SOIC (Pb-free) | Automotive-A |
| | CY62128ELL-45ZXA | 51-85056 | 32-pin TSOP Type I (Pb-free) | |
| 55 | CY62128ELL-55SXE | 51-85081 | 32-pin 450-Mil SOIC (Pb-free) | Automotive-E |
| | CY62128ELL-55ZAXE | 51-85094 | 32-pin STSOP (Pb-free) | |

Contact your local Cypress sales representative for availability of these parts.

Ordering Code Definitions




Document Number: 38-05485 Rev. *P Page 13 of 20



Package Diagrams

Figure 11. 32-pin Molded SOIC (450 Mil) S32.45/SZ32.45 Package Outline, 51-85081




51-85081 *E



Package Diagrams (continued)

Figure 12. 32-pin Small TSOP (8 × 13.4 × 1.2 mm) ZA32 Package Outline, 51-85094




51-85094 *G



Package Diagrams (continued)

Figure 13. 32-pin TSOP I (8 × 20 × 1.0 mm) Z32R Package Outline, 51-85056



51-85056 *G



Acronyms

| Acronym | Description |
|---------|---|
| CE | Chip Enable |
| CMOS | Complementary Metal Oxide Semiconductor |
| I/O | Input/Output |
| OE | Output Enable |
| SRAM | Static Random Access Memory |
| SOIC | Small Outline Integrated Circuit |
| STSOP | Small Thin Small Outline Package |
| TSOP | Thin Small Outline Package |
| WE | Write Enable |

Document Conventions

Units of Measure

| Symbol | Unit of Measure |
|--------|-----------------|
| °C | degree Celsius |
| MHz | megahertz |
| μΑ | microampere |
| μS | microsecond |
| mA | milliampere |
| mm | millimeter |
| ns | nanosecond |
| Ω | ohm |
| % | percent |
| pF | picofarad |
| V | volt |
| W | watt |

Document Number: 38-05485 Rev. *P Page 17 of 20



Document History Page

| Document Title: CY62128E MoBL [®] , 1-Mbit (128 K × 8) Static RAM Document Number: 38-05485 | | | | | |
|---|---------|--------------------|--------------------|---|--|
| Rev. | ECN No. | Submission Date | Orig. of Change | Description of Change | |
| ** | 203120 | See ECN | AJU | New data sheet | |
| *A | 299472 | See ECN | SYT | Converted from Advance Information to Preliminary Changed t _{OHA} from 6 ns to 10 ns for both 35 ns and 45 ns, respectively Changed t _{DOE} from 15 ns to 18 ns for 35 ns speed bin Changed t _{HZOE} , t _{HZWE} from 12 and 15 ns to 15 and 18 ns for the 35 and 45 speed bins, respectively Changed t _{HZCE} from 12 and 15 ns to 18 and 22 ns for the 35 and 45 ns spe bins, respectively Changed t _{SCE} from 25 and 40 ns to 30 and 35 ns for the 35 and 45 ns spe bins, respectively Changed t _{SD} from 15 and 20 ns to 18 and 22 ns for the 35 and 45 ns spe bins, respectively Changed t _{SD} from 15 and 20 ns to 18 and 22 ns for the 35 and 45 ns spe bins, respectively Added Pb-free package information Added footnote #9 Changed operating range for SOIC package from Commercial to Industri Modified signal transition time from 5 ns to 3 ns in footnote #11 | |
| *B | 461631 | See ECN | NXR | Changed max of I_{SB1} , I_{SB2} and I_{CCDR} from 1.0 μ A to 1.5 μ A Converted from Preliminary to Final Included Automotive Range and 55 ns speed bin Removed 35 ns speed bin Removed "L" version of CY62128E Removed Reverse TSOP I package from Product offering Changed I_{CC} (I_{YP}) from 8 mA to 11 mA and I_{CC} (I_{MAX}) from 12 mA to 16 mA f = I_{MAX} Changed I_{CC} (I_{MAX}) from 1.5 mA to 2.0 mA for f = 1 MHz Removed I_{SB1} DC Specs from Electrical characteristics table Changed I_{SB2} (I_{MAX}) from 1.5 I_{MA} to 4 I_{MAX} Changed I_{SB2} (I_{MAX}) from 0.5 I_{MAX} to 1 I_{MAX} Changed I_{SB2} (I_{MAX}) from 1.5 I_{MAX} to 4 I_{MAX} Changed the AC Test load Capacitance value from 100 pF to 30 pF Changed I_{LZOE} from 3 to 5 ns Changed I_{LZCE} from 6 to 10 ns Changed I_{LZCE} from 30 to 35 ns Changed I_{LZWE} from 30 to 35 ns Changed I_{LZWE} from 6 to 10 ns Updated the Ordering Information Table | |
| *C | 464721 | See ECN | NXR | Updated the Block Diagram on page # 1 | |
| *D | 563144 | See ECN | AJU | Added footnote 4 on page 2 | |
| *E | 1024520 | See ECN | VKN | Added Automotive-A information Converted Automotive-E specs to final Added footnote #9 related to I _{SB2} and I _{CCDR} Updated Ordering Information table | |
| *F | 2548575 | 08/05/08 | NXR | Corrected typo error in Ordering Information table | |
| *G | 2934396 | 06/03/10 | VKN | Added footnote #22 related to chip enable Updated package diagrams Updated template | |
| *H | 3113780 | 12/17/2010 | PRAS | Updated Logic Block Diagram. Added Ordering Code Definitions. | |



Document History Page (continued)

| _ | T | Submission | Orig. of | |
|------|---------|------------|----------|--|
| Rev. | ECN No. | Date | Change | Description of Change |
| * | 3223635 | 04/12/2011 | RAME | Removed V30 value from Ordering Code Definition. Updated Package diagram 51-85056 from *E to *F and 51-85094 *E to *F Added Acronyms and Units of Measure. Updated to new template. |
| *J | 3292276 | 06/24/2011 | RAME | Updated Data Retention Characteristics (Changed the conditions and minimum value of t _R parameter). Updated to new template. |
| *K | 4018425 | 06/03/2013 | MEMJ | Updated Functional Description. |
| | | | | Updated Electrical Characteristics: Added one more Test Condition " V_{CC} = 5.5 V, I_{OH} = -0.1 mA" for V_{OH} parameter and added maximum value corresponding to that Test Condition Added Note 8 and referred the same note in maximum value for V_{OH} parameter corresponding to Test Condition " V_{CC} = 5.5 V, I_{OH} = -0.1 mA". |
| | | | | Updated Package Diagrams: spec 51-85081 – Changed revision from *C to *E. |
| | | | | Completing Sunset Review. |
| *L | 4410948 | 06/17/2014 | VINI | Updated Switching Characteristics: Added Note 20 and referred the same note in "Write Cycle". |
| | | | | Updated Switching Waveforms: Added Note 34 and referred the same note in Figure 10. |
| | | | | Updated Package Diagrams: spec 51-85094 – Changed revision from *F to *G. |
| | | | | spec 51-85056 – Changed revision from *F to *G. |
| | | | | Updated to new template. |
| | | | | Completing Sunset Review. |
| *M | 4478332 | 08/19/2014 | BMAH | Updated Truth Table: Fixed typo (Replaced WE with WE and OE with OE in the header row). |
| *N | 4581542 | 11/27/2014 | VINI | Updated Functional Description: Added "For a complete list of related resources, click here." at the end. |
| | | | | Updated Maximum Ratings: Referred Notes 4, 5 in "Supply voltage to ground potential". |
| *0 | 4797476 | 06/15/2015 | VINI | Updated to new template. Completing Sunset Review. |
| *P | 5726469 | 05/04/2017 | AESATMP7 | Updated Cypress Logo and Copyright. |

Document Number: 38-05485 Rev. *P Page 19 of 20



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive
Clocks & Buffers
Interface

Linking O Davis

Lighting & Power Control

Memory PSoC

Touch Sensing USB Controllers

Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP| PSoC 6

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2004-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.