

Features

- Temperature Ranges
 - Industrial: -40 °C to 85 °C
 - Automotive-A: -40 °C to 85 °C
- Pin and Function compatible with CY7C1019BV33
- High Speed
 - $t_{AA} = 10 \text{ ns}$
- CMOS for optimum Speed and Power
- Data Retention at 2.0 V
- Center Power/Ground Pinout
- Automatic Power Down when deselected
- Easy Memory Expansion with \overline{CE} and \overline{OE} Options
- Available in Pb-free 32-pin TSOP II package

Functional Description

The CY7C1019CV33 is a high performance CMOS static RAM organized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable (\overline{CE}), an active LOW Output Enable (\overline{OE}), and tristate drivers. This device has an automatic power down feature that significantly reduces power consumption when deselected.


Writing to the device is accomplished by taking Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) inputs LOW. Data on the eight I/O pins (I/O_0 through I/O_7) is then written into the location specified on the address pins (A_0 through A_{16}).

Reading from the device is accomplished by taking Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) LOW while forcing Write Enable (\overline{WE}) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O_0 through I/O_7) are placed in a high impedance state when the device is deselected (\overline{CE} HIGH), the outputs are disabled (\overline{OE} HIGH), or during a write operation (\overline{CE} LOW, and \overline{WE} LOW).

For a complete list of related documentation, [click here](#).

Logic Block Diagram



Contents


| | | | |
|--|----------|--|-----------|
| Selection Guide | 3 | Package Diagram | 10 |
| Pin Configuration | 3 | Acronyms | 11 |
| Maximum Ratings | 4 | Document Conventions | 11 |
| Operating Range | 4 | Units of Measure | 11 |
| Electrical Characteristics | 4 | Document History Page | 12 |
| Capacitance | 5 | Sales, Solutions, and Legal Information | 14 |
| Thermal Resistance | 5 | Worldwide Sales and Design Support | 14 |
| AC Test Loads and Waveforms | 5 | Products | 14 |
| Switching Characteristics | 6 | PSoC® Solutions | 14 |
| Switching Waveforms | 7 | Cypress Developer Community | 14 |
| Truth Table | 9 | Technical Support | 14 |
| Ordering Information | 9 | | |
| Ordering Code Definitions | 9 | | |

Selection Guide

| Description | -10 (Industrial/Automotive-A) | Unit |
|---------------------------|-------------------------------|------|
| Maximum Access Time | 10 | ns |
| Maximum Operating Current | 80 | mA |
| Maximum Standby Current | 5 | mA |

Pin Configuration

Figure 1. 32-pin TSOP II pinout (Top View) ^[1]



Note

1. NC pins are not connected on the die.

Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

| | |
|--|-----------------------------------|
| Storage Temperature | -65 °C to +150 °C |
| Ambient Temperature with Power Applied | -55 °C to +125 °C |
| Supply Voltage on V _{CC} to Relative GND [2] | -0.5 V to +4.6 V |
| DC Voltage Applied to Outputs in High Z State [2] | -0.5 V to V _{CC} + 0.5 V |
| DC Input Voltage [2] | -0.5 V to V _{CC} + 0.5 V |

| | |
|--|---------|
| Current into Outputs (LOW) | 20 mA |
| Static Discharge Voltage (per MIL-STD-883, Method 3015) | >2001 V |
| Latch up Current | >200 mA |

Operating Range

| Range | Ambient Temperature | V _{CC} |
|--------------|---------------------|-----------------|
| Commercial | 0 °C to +70 °C | 3.3 V ± 10% |
| Industrial | -40 °C to +85 °C | 3.3 V ± 10% |
| Automotive-A | -40 °C to +85 °C | 3.3 V ± 10% |

Electrical Characteristics

Over the Operating Range

| Parameter | Description | Test Conditions | -10 (Industrial/Auto-A) | | Unit |
|------------------|--|--|-------------------------|-----------------------|------|
| | | | Min | Max | |
| V _{OH} | Output HIGH Voltage | V _{CC} = Min, I _{OH} = -4.0 mA | 2.4 | - | V |
| V _{OL} | Output LOW Voltage | V _{CC} = Min, I _{OL} = 8.0 mA | - | 0.4 | V |
| V _{IH} | Input HIGH Voltage | | 2.0 | V _{CC} + 0.3 | V |
| V _{IL} | Input LOW Voltage ^[2] | | -0.3 | 0.8 | V |
| I _{IX} | Input Leakage Current | GND ≤ V _I ≤ V _{CC} | -1 | +1 | μA |
| I _{OZ} | Output Leakage Current | GND ≤ V _I ≤ V _{CC} , Output Disabled | -1 | +1 | μA |
| I _{CC} | V _{CC} Operating Supply Current | V _{CC} = Max, I _{OUT} = 0 mA, f = f _{MAX} = 1/t _{RC} | - | 80 | mA |
| I _{SB1} | Automatic CE Power down Current – TTL Inputs | Max V _{CC} , $\overline{CE} \geq V_{IH}$, V _{IN} ≥ V _{IH} or V _{IN} ≤ V _{IL} , f = f _{MAX} | - | 15 | mA |
| I _{SB2} | Automatic CE Power down Current – CMOS Inputs | Max V _{CC} , $\overline{CE} \geq V_{CC} - 0.3$ V, V _{IN} ≥ V _{CC} - 0.3 V, or V _{IN} ≤ 0.3 V, f = 0 | - | 5 | mA |

Note

- V_{IL} (min.) = -2.0 V for pulse durations of less than 20 ns.

Capacitance


| Parameter ^[3] | Description | Test Conditions | Max | Unit |
|--------------------------|--------------------|--|-----|------|
| C _{IN} | Input capacitance | T _A = 25 °C, f = 1 MHz, V _{CC} = 5.0 V | 8 | pF |
| C _{OUT} | Output capacitance | | 8 | pF |

Thermal Resistance

| Parameter ^[3] | Description | Test Conditions | 32-pin TSOP II | Unit |
|--------------------------|--|---|----------------|------|
| θ _{JA} | Thermal resistance (junction to ambient) | Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board | 68.61 | °C/W |
| θ _{JC} | Thermal resistance (junction to case) | | 20.59 | °C/W |

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms ^[4]



Notes

- 3. Tested initially and after any design or process changes that may affect these parameters.
- 4. AC characteristics (except High Z) for all speeds are tested using the Thevenin load shown in section (a) in Figure 2. High Z characteristics are tested for all speeds using the test load shown in section (c) in Figure 2.

Switching Characteristics

Over the Operating Range

| Parameter ^[5] | Description | -10 (Industrial/ Automotive-A) | | Unit |
|---------------------------------------|--|-----------------------------------|-----|------|
| | | Min | Max | |
| Read Cycle | | | | |
| t_{RC} | Read Cycle Time | 10 | – | ns |
| t_{AA} | Address to Data Valid | – | 10 | ns |
| t_{OHA} | Data Hold from Address Change | 3 | – | ns |
| t_{ACE} | \overline{CE} LOW to Data Valid | – | 10 | ns |
| t_{DOE} | \overline{OE} LOW to Data Valid | – | 5 | ns |
| t_{LZOE} | \overline{OE} LOW to Low Z ^[6] | 0 | – | ns |
| t_{HZOE} | \overline{OE} HIGH to High Z ^[6, 7] | – | 5 | ns |
| t_{LZCE} | \overline{CE} LOW to Low Z ^[6] | 3 | – | ns |
| t_{HZCE} | \overline{CE} HIGH to High Z ^[6, 7] | – | 5 | ns |
| t_{PU} ^[8] | \overline{CE} LOW to Power Up | 0 | – | ns |
| t_{PD} ^[8] | \overline{CE} HIGH to Power Down | – | 10 | ns |
| Write Cycle ^[9, 10] | | | | |
| t_{WC} | Write Cycle Time | 10 | – | ns |
| t_{SCE} | \overline{CE} LOW to Write End | 8 | – | ns |
| t_{AW} | Address Setup to Write End | 8 | – | ns |
| t_{HA} | Address Hold from Write End | 0 | – | ns |
| t_{SA} | Address Setup to Write Start | 0 | – | ns |
| t_{PWE} | \overline{WE} Pulse Width | 7 | – | ns |
| t_{SD} | Data Setup to Write End | 5 | – | ns |
| t_{HD} | Data Hold from Write End | 0 | – | ns |
| t_{LZWE} | \overline{WE} HIGH to Low Z ^[6] | 3 | – | ns |
| t_{HZWE} | \overline{WE} LOW to High Z ^[6, 7] | – | 5 | ns |

Notes

- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V.
- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device.
- t_{HZOE} , t_{HZCE} , and t_{HZWE} are specified with a load capacitance of 5 pF as in part (d) of [Figure 2 on page 5](#). Transition is measured ± 500 mV from steady-state voltage.
- This parameter is guaranteed by design and is not tested.
- The internal write time of the memory is defined by the overlap of \overline{CE} LOW and \overline{WE} LOW. \overline{CE} and \overline{WE} must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data setup and hold timing should be referenced to the leading edge of the signal that terminates the write.
- The minimum write cycle time for Write Cycle No. 3 (\overline{WE} Controlled, \overline{OE} LOW) should be equal to the sum of t_{HZWE} and t_{SD} .

Switching Waveforms

Figure 3. Read Cycle No. 1 [11, 12]




Figure 4. Read Cycle No. 2 (\overline{OE} Controlled) [12, 13]





Figure 5. Write Cycle No. 1 (\overline{CE} Controlled) [14, 15]



Notes

- 11. Device is continuously selected. \overline{OE} , \overline{CE} = V_{IL} .
- 12. \overline{WE} is HIGH for read cycle.
- 13. Address valid prior to or coincident with \overline{CE} transition LOW.
- 14. Data I/O is high impedance if \overline{OE} = V_{IH} .
- 15. If \overline{CE} goes HIGH simultaneously with \overline{WE} going HIGH, the output remains in a high impedance state.

Switching Waveforms (continued)

Figure 6. Write Cycle No. 2 (\overline{WE} Controlled, \overline{OE} HIGH During Write) [16, 17]





Figure 7. Write Cycle No. 3 (\overline{WE} Controlled, \overline{OE} LOW) [17, 18]



Notes


- 16. Data I/O is high impedance if $\overline{OE} = V_{IH}$.
- 17. If \overline{CE} goes HIGH simultaneously with \overline{WE} going HIGH, the output remains in a high impedance state.
- 18. The minimum write cycle pulse width should be equal to the sum of t_{SD} and t_{HZWE} .
- 19. During this period the I/Os are in the output state and input signals should not be applied.

Truth Table

| \overline{CE} | \overline{OE} | \overline{WE} | I/O ₀ -I/O ₇ | Mode | Power |
|-----------------|-----------------|-----------------|------------------------------------|----------------------------|----------------------------|
| H | X | X | High Z | Power Down | Standby (I _{SB}) |
| L | L | H | Data Out | Read | Active (I _{CC}) |
| L | X | L | Data In | Write | Active (I _{CC}) |
| L | H | H | High Z | Selected, Outputs Disabled | Active (I _{CC}) |


Ordering Information

| Speed (ns) | Ordering Code | Package Diagram | Package Type | Operating Range |
|------------|---------------------|-----------------|--------------------------|-----------------|
| 10 | CY7C1019CV33-10ZX A | 51-85095 | 32-pin TSOP II (Pb-free) | Automotive-A |
| | CY7C1019CV33-10ZXAT | 51-85095 | 32-pin TSOP II (Pb-free) | |

Ordering Code Definitions


Package Diagram

Figure 8. 32-pin TSOP II (20.95 × 11.76 × 1.0 mm) ZS32 Package Outline, 51-85095



51-85095 *D

Acronyms

| Acronym | Description |
|-----------------|---|
| CMOS | Complementary Metal Oxide Semiconductor |
| \overline{CE} | Chip Enable |
| I/O | Input/Output |
| \overline{OE} | Output Enable |
| SRAM | Static Random Access Memory |
| TSOP | Thin Small Outline Package |
| TTL | Transistor-Transistor Logic |
| \overline{WE} | Write Enable |

Document Conventions

Units of Measure

| Symbol | Unit of Measure |
|--------|-----------------|
| °C | degree Celsius |
| MHz | megahertz |
| μA | microampere |
| mA | milliampere |
| mm | millimeter |
| ms | millisecond |
| ns | nanosecond |
| % | percent |
| pF | picofarad |
| V | volt |
| W | watt |

Document History Page

| Document Title: CY7C1019CV33, 1-Mbit (128 K × 8) Static RAM | | | | |
|---|---------|-----------------|-----------------|--|
| Document Number: 38-05130 | | | | |
| Rev. | ECN No. | Submission Date | Orig. of Change | Description of Change |
| ** | 109245 | 12/16/01 | HGK | New data sheet. |
| *A | 113431 | 04/10/02 | NSL | Updated AC Test Loads and Waveforms : AC Test Loads split based on speed. |
| *B | 115047 | 08/01/02 | HGK | Added TSOP II Package related information in all instances across the document. Added Industrial Temperature related information in all instances across the document. Improved I _{CC} limits in all instances across the document. |
| *C | 119796 | 10/11/02 | DFP | Updated Selection Guide (Changed value of maximum standby current from 5 nA to 5 mA). |
| *D | 123030 | 12/17/02 | DFP | Updated Truth Table (To reflect single Chip Enable option). |
| *E | 419983 | See ECN | NXR | Added 48-ball VFPGA Package related information in all instances across the document. Updated Ordering Information : Added lead-free parts. Replaced "Package Name" with "Package Diagram" in column heading and updated details in the column. |
| *F | 493543 | See ECN | NXR | Removed 8 ns speed bin related information in all instances across the document. Updated Pin Configuration : Added Note 1 and referred the same note in Figure 1 . Updated Electrical Characteristics : Changed the description of I _{LX} parameter from "Input Load Current" to "Input Leakage Current". Removed I _{OS} parameter and its details. Updated Ordering Information . |
| *G | 2761448 | 09/09/2009 | VKN | Added Automotive-A Temperature Range related information in all instances across the document. |
| *H | 2897691 | 03/23/2010 | RAME | Updated Ordering Information . Updated Package Diagram . |
| *I | 3057593 | 10/13/2010 | PRAS | Updated Ordering Information and added Ordering Code Definitions . Updated Package Diagram . |
| *J | 3072834 | 11/11/2010 | PRAS | Updated Ordering Information : Removed obsolete parts. Updated Package Diagram . |
| *K | 3277371 | 06/08/2011 | AJU | Updated Features . Updated Selection Guide (Removed -12 (Industrial) and -15 (Industrial) columns). Updated Electrical Characteristics (Removed -12 (Industrial) and -15 (Industrial) columns). Updated Switching Characteristics (Removed -12 (Industrial) and -15 (Industrial) columns). Updated Package Diagram . Updated to new template. |
| *L | 4146968 | 10/04/2013 | VINI | Updated to new template. Completing Sunset Review. |

Document History Page (continued)

| Document Title: CY7C1019CV33, 1-Mbit (128 K × 8) Static RAM Document Number: 38-05130 | | | | |
|--|---------|-----------------|-----------------|--|
| Rev. | ECN No. | Submission Date | Orig. of Change | Description of Change |
| *M | 4578508 | 11/24/2014 | VINI | Updated Functional Description : Added "For a complete list of related documentation, click here. " at the end. Updated Switching Characteristics : Added Note 10 and referred the same note in "Write Cycle". Updated Switching Waveforms : Added Note 18 and referred the same note in Figure 7 . |
| *N | 4802185 | 06/18/2015 | NILE | Updated Package Diagram : spec 51-85095 – Changed revision from *B to *D. Updated to new template. |
| *O | 5017466 | 11/17/2015 | VINI | Added Thermal Resistance . Completing Sunset Review. |

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

| | |
|--------------------------|--|
| Automotive | cypress.com/go/automotive |
| Clocks & Buffers | cypress.com/go/clocks |
| Interface | cypress.com/go/interface |
| Lighting & Power Control | cypress.com/go/powerpsoc |
| Memory | cypress.com/go/memory |
| PSoC | cypress.com/go/psoc |
| Touch Sensing | cypress.com/go/touch |
| USB Controllers | cypress.com/go/USB |
| Wireless/RF | cypress.com/go/wireless |

PSoC[®] Solutions

psoc.cypress.com/solutions
PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2001-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.