

4M (512K x 8) Static RAM

Features

- Wide voltage range: 2.7V-3.6V
- · Ultra low active power
- · Low standby power
- · TTL-compatible inputs and outputs
- Automatic power-down when deselected
- CMOS for optimum speed/power
- Package available in a 32 pin TSOPII and a 32-pin SOIC package

Functional Description^[1]


The CY62148V is a high-performance CMOS static RAM organized as 512K words by eight bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device

also has an automatic power-down feature that significantly reduces power consumption by 99% when addresses are not toggling. The device can be put into standby mode when deselected (CE HIGH).

<u>Writing</u> to the device is <u>ac</u>complished by taking Chip Enable ($\overline{\text{CE}}$) and Write Enable ($\overline{\text{WE}}$) inputs LOW. Data on the eight I/O pins (I/O₀ through I/O₇) is then written into the location specified on the address pins (A₀ through A₁₈).

Reading from the device is accomplished by taking Chip Enable ($\overline{\text{CE}}$) and Output Enable ($\overline{\text{OE}}$) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O $_0$ through I/O $_7$) are placed in a high-impedance state when the device is deselected ($\overline{\text{CE}}$ HIGH), the outputs are disabled ($\overline{\text{OE}}$ HIGH), or during a write operation ($\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ LOW).



Note


1. For best practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.

Cypress Semiconductor Corporation • 3901 North First Street • San Jose • CA 95134 • 408-943-2600 Document #: 38-05070 Rev. *A Revised August 27, 2002



Pin	Cor	nfig	urati	ons

TSOPII/SOIC Top View



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature-65°C to +150°C

Ambient Temperature with

Power Applied......55°C to +125°C

Supply Voltage to Ground Potential -0.5V to +4.6V

DC Voltage Applied to Outputs in High-Z State $^{[2]}$ -0.5V to $\rm V_{CC}$ + 0.5V

DC Input Voltage ^[2]	0.5V to V _{CC} + 0.5V
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-up Current	> 200 mA

Operating Range

Range	Ambient Temperature	V _{CC}		
Industrial	-40°C to +85°C	2.7V to 3.6V		

Product Portfolio

					Power Dissipation			
	V _{CC} Range (V)		Speed	Operating I _{CC} , (mA)		Standby I _{SB2} , (μA)		
Product	Min.	Typ. ^[3]	Max.	(ns)	Typ. ^[3]	Maximum	Typ . ^[3]	Maximum
CY62148VLL	2.7	3.0	3.6	70	7	15	2	20

Electrical Characteristics Over the Operating Range

				С	Y62148V-	70	
Parameter	Description	Test Conditions		Min.	Typ. [3]	Max.	Unit
V _{OH}	Output HIGH Voltage	$I_{OH} = -1.0 \text{ mA}$	$V_{CC} = 2.7V$	2.4			V
V _{OL}	Output LOW Voltage	I _{OL} = 2.1 mA	$V_{CC} = 2.7V$			0.4	V
V _{IH}	Input HIGH Voltage		$V_{CC} = 3.6V$	2.2		V _{CC} + 0.5V	V
V _{IL}	Input LOW Voltage		$V_{CC} = 2.7V$	-0.5		0.8	V
I _{IX}	Input Load Current	$GND \le V_1 \le V_{CC}$	$GND \le V_1 \le V_{CC}$		<u>+</u> 1	+1	μΑ
l _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output Disable	d	-1	+1	+1	μΑ
I _{CC}	V _{CC} Operating Supply Current	$I_{OUT} = 0$ mA, $f = f_{MAX} = 1/t_{RC}$ CMOS Levels	$V_{CC} = 3.6V$		7	15	mA
		I _{OUT} = 0 mA, f = 1 MHz CMOS L	evels		1	2	mA
I _{SB1}	Automatic CE Power-down Current— CMOS Inputs	$\overline{\text{CE}} \ge \text{V}_{\text{CC}} - 0.3 \text{V}, \text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.3 \text{V} \text{or} \text{V}_{\text{IN}} \le 0.3 \text{V}, \text{f} = \text{f}_{\text{MAX}}$			2	20	μА
I _{SB2}	Power-down Current—	$CE \ge V_{CC} - 0.3V$ $V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$, $f = 0$	V _{CC} = 3.6V				

Notes:

 $V_{IL(min.)} = -2.0V$ for pulse durations less than 20 ns. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ.)}$, $T_A = 25^{\circ}C$.




Capacitance^[4]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C _{OUT}	Output Capacitance	$V_{CC} = 3.0V$	8	pF

Thermal Resistance

Parameter	Description	Test Conditions	Others	BGA	Units
	Thermal Resistance ^[4] (Junction to Ambient)	Still Air, soldered on a 4.25 x 1.125 inch, 4-layer printed circuit board	TBD	TBD	°C/W
	Thermal Resistance ^[4] (Junction to Case)		TBD	TBD	°C/W

AC Test Loads and Waveforms




Parameters	3.0V	Unit
R1	1105	Ohms
R2	1550	Ohms
R _{TH}	645	Ohms
V_{TH}	1.75V	Volts

Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min.	Typ. ^[3]	Max.	Unit
V_{DR}	V _{CC} for Data Retention		1.0		3.6	V
I _{CCDR}	Data Retention Current	V_{CC} = 1.0V, \overline{CE} \geq V_{CC} - 0.3V, V_{IN} \geq V_{CC} - 0.3V or V_{IN} \leq 0.3V; No input may exceed V_{CC} + 0.3V		0.2	5.5	μΑ
t _{CDR} ^[4]	Chip Deselect to Data Retention Time		0			ns
t _R ^[5]	Operation Recovery Time		t _{RC}			ns

Data Retention Waveform



Notes:

- 4. Tested initially and after any design or process changes that may affect these parameters. 5. Full-device AC operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min.)} \ge 10 \, \mu s$ or stable at $V_{CC(min.)} \ge 10 \, \mu s$.

[+] Feedback




Switching Characteristics Over the Operating Range [6]

		CY621		
Parameter	Description	Min.	Max.	Unit
Read Cycle		<u> </u>	·	
t _{RC}	Read Cycle Time	70		ns
t _{AA}	Address to Data Valid		70	ns
t _{OHA}	Data Hold from Address Change	10		ns
t _{ACE}	CE LOW to Data Valid		70	ns
t _{DOE}	OE LOW to Data Valid		35	ns
t _{LZOE}	OE LOW to Low-Z ^[7]	5		ns
t _{HZOE}	OE HIGH to High-Z ^[8]		25	ns
t _{LZCE}	CE LOW to Low-Z ^[7]	10		ns
t _{HZCE}	CE HIGH to High-Z ^[7, 8]		25	ns
t _{PU}	CE LOW to Power-up	0		ns
t _{PD}	CE HIGH to Power-down		70	ns
Write Cycle ^[9, 10]	•	<u>.</u>		•
t _{WC}	Write Cycle Time	70		ns
t _{SCE}	CE LOW to Write End	60		ns
t _{AW}	Address Set-up to Write End	60		ns
t _{HA}	Address Hold from Write End	0		ns
t _{SA}	Address Set-up to Write Start	0		ns
t _{PWE}	WE Pulse Width	50		ns
t _{SD}	Data Set-up to Write End 30			ns
t _{HD}	Data Hold from Write End	0		ns
t _{HZWE}	WE LOW to High-Z ^[7, 8]		ns	
t _{LZWE}	WE HIGH to Low-Z ^[7]	10		ns

Switching Waveforms

Read Cycle No. 1^[11, 12]



Notes:


- Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to $V_{CC(typ.)}$, and output loading of the

- specified I_{OL}/I_{OH} and 30 pF load capacitance. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZOE} is less than t_{LZNE} is less than t_{LZNE} is less than t_{LZNE} is less than t_{LZNE} for any given device. t_{HZOE} , t_{HZNE} are specified with $C_L = 5$ pF as in (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage. The internal write time of the memory is defined by the overlap of \overline{CE} LOW and \overline{WE} LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input \underline{set} -up and hold \underline{timing} should be referenced to the rising edge of the signal that terminates the write. The minimum write cycle time for Write Cycle #3 (WE controlled, \overline{OE} LOW) is the sum of t_{HZWE} and t_{SD} .


Page 4 of 9




Switching Waveforms (continued)



Write Cycle No. 1 ($\overline{\text{WE}}$ Controlled) $^{[9, 14, 15]}$





Notes:

- 11. Device is continuously selected. OE, CE = V_{IL}.

 12. WE is HIGH for read cycle.

 13. Address valid prior to or coincident with CE transition LOW.

 14. Data I/O is high impedance if OE = V_{IH}.

 15. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.


 16. During this period, the I/Os are in output state and input signals should not be applied.

[+] Feedback





Switching Waveforms (continued)


Write Cycle No. 3 (WE Controlled, OE LOW) [10, 15]



Typical DC and AC Characteristics









Truth Table


CE	WE	OE	Inputs/Outputs	Mode	Power
Н	Х	Х	High-Z	Deselect/Power-down	Standby (I _{SB})
L	Н	L	Data Out	Read	Active (I _{CC})
L	L	Х	Data In	Write	Active (I _{CC})
L	Н	Н	High-Z	Output Disabled	Active (I _{CC})

Ordering Information

	Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
ſ	70	CY62148VLL-70ZI	ZS32	32-lead TSOPII	Industrial
		CY62148VLL-70SI	S34	32-lead 450-mil. molded SOIC	

Package Diagrams

32-Lead (450-mil) Molded SOIC S34




[+] Feedback



Package Diagrams (continued)

32-lead TSOP II ZS32



MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.





Document Title: CY62148V MoBL [®] 4M (512K x 8) Static RAM Document Number: 38-05070				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	107263	09/15/01	SZV	Changed from Spec number: 38-00646 to 38-05070
*A	116515	09/04/02	GBI	Added footnote 1. Deleted fBGA package. Removed fBGA package (replacement fBGA package is available in CY62148CV30)

Document #: 38-05070 Rev. *A Page 9 of 9