# Dual 64-/256-Position I ${ }^{2}$ C Nonvolatile Memory Digital Potentiometers 

## FEATURES

- AD5251: Dual 64-position resolution
- AD5252: Dual 256-position resolution
- AD5251: $50 \mathrm{k} \Omega$
- AD5252: $1 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$
- Nonvolatile memory stores wiper setting w/write protection
- Power-on refreshed with EEMEM settings in $300 \mu$ s typ
- EEMEM rewrite time $=540 \mu \mathrm{~s}$ typ
- Resistance tolerance stored in nonvolatile memory
- 12 extra bytes in EEMEM for user-defined information
- ${ }^{2} \mathrm{C}$ compatible serial interface
- Direct read/write access of RDAC and EEMEM registers
- Predefined linear increment/decrement commands
- Predefined $\pm 6 \mathrm{~dB}$ step change commands
- Synchronous or asynchronous dual-channel update
- Wiper setting readback
- 4 MHz bandwidth-1 kS version
- Single supply 2.7 V to 5.5 V
- Dual supply $\pm 2.25 \mathrm{~V}$ to $\pm 2.75 \mathrm{~V}$
- 2 slave address decoding bits allow operation of 4 devices
- 100-year typical data retention, $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$
- Operating temperature: $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$


## APPLICATIONS

- Mechanical potentiometer replacement
- General-purpose DAC replacement
- LCD panel $\mathrm{V}_{\text {COM }}$ adjustment
- White LED brightness adjustment
- RF base station power amp bias control
- Programmable gain and offset control
- Programmable voltage-to-current conversion
- Programmable power supply
- Sensor calibrations


## FUNCTIONAL BLOCK DIAGRAM



Figure 1.

## GENERAL DESCRIPTION

The AD5251/AD5252 ${ }^{1}$ are dual-channel, $I^{2} \mathrm{C}$, nonvolatile memory, digitally controlled potentiometers with $64 / 256$ positions, respectively. These devices perform the same electronic adjustment functions as mechanical potentiometers, trimmers, and variable resistors.
The parts' versatile programmability allows multiple modes of operation, including read/write access in the RDAC and EEMEM registers, increment/decrement of resistance, resistance changes in $\pm 6 \mathrm{~dB}$ scales, wiper setting readback, and extra EEMEM for storing user-defined information, such as memory data for other components, lookup table, or system identification information.

The AD5251/AD5252 allow the host ${ }^{2} \mathrm{C}$ controllers to write any of the 64-/256-step wiper settings in the RDAC registers and store them in the EEMEM. Once the settings are stored, they are restored automatically to the RDAC registers at system power-on; the settings can also be restored dynamically.

The AD5251/AD5252 provide additional increment, decrement, +6 dB step change, and -6 dB step change in synchronous or asynchronous channel update mode. The increment and decrement functions allow stepwise linear adjustments, with $\mathrm{a} \pm 6 \mathrm{~dB}$ step change equivalent to doubling or halving the RDAC wiper setting. These functions are useful for steep-slope, nonlinear adjustments, such as white LED brightness and audio volume control.

The AD5251/AD5252 have a patented resistance-tolerance storing function that allows the user to access the EEMEM and obtain the absolute end-to-end resistance values of the RDACs for precision applications.

The AD5251/AD5252 are available in TSSOP-14 packages. AD5251 has only $50 \mathrm{k} \Omega$ resistance options and AD5252 is available in $1 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega$, and $100 \mathrm{k} \Omega$ options. All parts are guaranteed to operate over the $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ extended industrial temperature range. In this data sheet, the nonvolatile memory and EEMEM terms are used interchangeably, as are the digital potentiometer and RDAC terms.

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
Functional Block Diagram. ..... 1
General Description ..... 1
Electrical Characteristics ..... 3
$1 \mathrm{k} \Omega$ Version ..... 3
$10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ Versions ..... 4
Interface Timing Characteristics ..... 6
Absolute Maximum Ratings ..... 8
ESD Caution ..... 8
Pin Configuration and Function Descriptions ..... 9
Typical Performance Characteristics ..... 10
$1^{2} \mathrm{C}$ Interface. ..... 14
$I^{2} \mathrm{C}$ Interface General Description ..... 14
$1^{2} \mathrm{C}$ Interface Detail Description. ..... 15
$1^{2} \mathrm{C}$-Compatible 2-Wire Serial Bus ..... 21
Theory of Operation ..... 22
Linear Increment/Decrement Commands ..... 22
$\pm 6$ dB Adjustments (Doubling/Halving Wiper Setting) ..... 22
Digital Input/Output Configuration. ..... 22
Multiple Devices on One Bus ..... 23
Terminal Voltage Operation Range ..... 23
Power-Up and Power-Down Sequences ..... 23
Layout and Power Supply Biasing ..... 23
Digital Potentiometer Operation. ..... 24
Programmable Rheostat Operation ..... 24
Programmable Potentiometer Operation ..... 25
Applications Information. ..... 26
LCD Panel $\mathrm{V}_{\text {Сом }}$ Adjustment ..... 26
Current-Sensing Amplifier. ..... 26
Adjustable High Power LED Driver. ..... 26
Outline Dimensions ..... 27
Ordering Guide ..... 27
Evaluation Boards ..... 27

## REVISION HISTORY

## 1/2022—Rev. E to Rev. F

Change to Note 2, Table 3 ..... 6
Change to Figure 20 Caption. ..... 12
Moved Figure 27, Figure 28, Table 6, and Table 7 ..... 15
Changes to Table 6 ..... 15
Changes to RDAC/EEMEM Read Section ..... 17
Changes to Figure 30 ..... 17
Moved Table 9 ..... 18
Changes to $\mathrm{R}_{\mathrm{AB}}$ Tolerance Stored in Read-Only Memory Section ..... 19
Moved Tabled 10 and Figure 32 ..... 19
Changes to $I^{2} \mathrm{C}$-Compatible 2-Wire Serial Bus Section ..... 21
Change to Theory of Operation Section. ..... 22
Change to Linear Increment/Decrement Commands Section. ..... 22

## ELECTRICAL CHARACTERISTICS

## 1 K $\Omega$ VERSION

$V_{D D}=3 \mathrm{~V} \pm 10 \%$ or $5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{S S}=0 \mathrm{~V}$ or $\mathrm{V}_{D D} / \mathrm{V}_{S S}= \pm 2.5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{A}}=\mathrm{V}_{D D}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+105^{\circ} \mathrm{C}$, unless otherwise noted.
Table 1.

| Parameter | Symbol | Conditions | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC CHARACTERISTICS- |  |  |  |  |  |  |
| RHEOSTAT MODE |  |  |  |  |  |  |
| Resolution | N | AD5251 |  |  | 6 | Bits |
|  |  | AD5252 |  |  | 8 | Bits |
| Resistor Differential Nonlinearity ${ }^{2}$ | R-DNL | $R_{W B}, R_{W A}=N C, V_{D D}=5.5 \mathrm{~V}, \mathrm{AD} 5251$ | -0.5 | $\pm 0.2$ | +0.5 | LSB |
|  |  | $R_{W B}, R_{W A}=N C, V_{D D}=5.5 \mathrm{~V}, \mathrm{AD} 5252$ | -1.00 | $\pm 0.25$ | +1.00 | LSB |
|  |  | $R_{W B}, R_{W A}=N C, V_{D D}=2.7 \mathrm{~V}, \mathrm{AD} 5251$ | -0.75 | $\pm 0.30$ | +0.75 | LSB |
|  |  | $R_{W B}, R_{W A}=N C, V_{D D}=2.7 \mathrm{~V}, \mathrm{AD} 5252$ | -1.5 | $\pm 0.3$ | +1.5 | LSB |
| Resistor Nonlinearity ${ }^{2}$ | R-INL | $R_{W B}, R_{W A}=N C, V_{D D}=5.5 \mathrm{~V}, \mathrm{AD} 5251$ | -0.5 | $\pm 0.2$ | +0.5 | LSB |
|  |  | $R_{W B}, R_{W A}=N C, V_{D D}=5.5 \mathrm{~V}, ~ A D 5252$ | -2.0 | $\pm 0.5$ | +2.0 | LSB |
|  |  | $R_{\text {WB }}, R_{\text {WA }}=N C, V_{D D}=2.7 \mathrm{~V}, \mathrm{AD} 5251$ | -1.0 | +2.5 | +4.0 | LSB |
|  |  | $R_{W B}, R_{W A}=N C, V_{D D}=2.7 \mathrm{~V}, \mathrm{AD} 5252$ | -2 | +9 | +14 | LSB |
| Nominal Resistor Tolerance | $\Delta \mathrm{R}_{\text {AB }} / \mathrm{R}_{\mathrm{AB}}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | -30 |  | +30 |  |
| Resistance Temperature Coefficient |  |  |  | 650 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| Wiper Resistance | $\mathrm{R}_{\mathrm{W}}$ | $\mathrm{I}_{\mathrm{W}}=1 \mathrm{~V} / \mathrm{R}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  | 75 | 130 | $\Omega$ |
|  |  | $\mathrm{I}_{W}=1 \mathrm{~V} / \mathrm{R}, \mathrm{V}_{\mathrm{D}}=3 \mathrm{~V}$ |  | 200 | 300 | $\Omega$ |
| Channel-Resistance Matching | $\Delta \mathrm{R}_{\text {AB }} / / \Delta \mathrm{R}_{\text {AB3 }}$ |  |  | 0.15 |  | \% |
| DC CHARACTERISTICS-POTENTIOMETER DIVIDER MODE |  |  |  |  |  |  |
| Differential Nonlinearity ${ }^{3}$ | DNL | AD5251 | -0.5 | $\pm 0.1$ | +0.5 | LSB |
|  |  | AD5252 | -1.00 | $\pm 0.25$ | +1.00 | LSB |
| Integral Nonlinearity ${ }^{3}$ | INL | AD5251 | -0.5 | $\pm 0.2$ | +0.5 | LSB |
|  |  | AD5252 | -2.0 | $\pm 0.5$ | +2.0 | LSB |
| Voltage Divider Tempco | $\left(\Delta V_{W} V_{W}\right) \times 10^{6} / \Delta T$ | Code $=$ half scale |  | 25 |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Full-Scale Error | $\mathrm{V}_{\text {WFSE }}$ | Code $=$ full scale, $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{AD} 5251$ | -5 | -3 | 0 | LSB |
|  |  | Code $=$ full scale, $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, ~ A D 5252$ | -16 | -11 | 0 | LSB |
|  |  | Code $=$ full scale, $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{AD} 5251$ |  | -4 | 0 | LSB |
|  |  | Code $=$ full scale, $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{AD} 5252$ | -23 | -16 | 0 | LSB |
| Zero-Scale Error | V WZSE | Code $=$ zero scale, $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{AD} 5251$ | 0 | 3 | 5 | LSB |
|  |  | Code $=$ zero scale, $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{AD} 5252$ | 0 | 11 | 16 | LSB |
|  |  | $\text { Code }=\text { zero scale, } \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{AD} 5251$ | 0 | 4 | 6 | LSB |
|  |  | Code $=$ zero scale, $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{AD5252}$ | 0 | 15 | 20 | LSB |
| RESISTOR TERMINALS |  |  |  |  |  |  |
| Voltage Range ${ }^{4}$ |  | $\mathrm{f}=1 \mathrm{kHz}$, measured to GND , code $=$ half scale | $V_{S S}$ | 85 | $V_{D D}$ | V |
| Capacitance ${ }^{5}$ A, B | $C_{A}, C_{B}$ |  |  |  |  | pF |
| Capacitance ${ }^{5} \mathrm{~W}$ | $\mathrm{C}_{\text {W }}$ | $\mathrm{f}=1 \mathrm{kHz}$, measured to GND, code $=$ half scale |  | 95 |  | pF |
| Common-Mode Leakage Current | $\mathrm{I}_{\mathrm{CM}}$ | $V_{A}=V_{B}=V_{D D} / 2$ |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| DIGITAL INPUTS AND OUTPUTS |  |  |  |  |  |  |
| Input Logic High | $\mathrm{V}_{\text {IH }}$ | $V_{D D}=5 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}$ | 2.4 |  |  | V |
|  |  | $V_{D D} / V_{S S}=2.7 \mathrm{~V} / O \mathrm{~V} \text { or } V_{D D} / V_{S S}= \pm 2.5 \mathrm{~V}$ | 2.1 |  |  | V |
| Input Logic Low | $\mathrm{V}_{\text {IL }}$ | $V_{D D}=5 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}$ |  |  | 0.8 | V |
| Output Logic High (SDA) | $\mathrm{V}_{\text {OH }}$ | $R_{\text {PULL-UP }}=2.2 \mathrm{k} \Omega$ to $\mathrm{V}_{\text {DD }}=5 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=0 \mathrm{~V}$ | 4.9 |  |  | V |
| Output Logic Low (SDA) | $\mathrm{V}_{\mathrm{OL}}$ | $R_{\text {PULL-UP }}=2.2 \mathrm{k} \Omega$ to $\mathrm{V}_{\text {DD }}=5 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=0 \mathrm{~V}$ |  |  | 0.4 | V |
| $\overline{\text { WP Leakage Current }}$ | IWP | $\overline{\mathrm{WP}}=\mathrm{V}_{D D}$ |  |  | 8 | $\mu \mathrm{A}$ |

analog.com

## ELECTRICAL CHARACTERISTICS

Table 1.

| Parameter | Symbol | Conditions | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A0 Leakage Current Input Leakage Current (Other than $\overline{\mathrm{WP}}$ and A0) Input Capacitance ${ }^{5}$ | $\begin{aligned} & \hline I_{A 0} \\ & I_{1} \\ & C_{1} \end{aligned}$ | $\begin{aligned} & A 0=G N D \\ & V_{I N}=0 \text { or } V_{D D} \end{aligned}$ |  | 5 | $\begin{aligned} & 3 \\ & \pm 1 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> pF |
| POWER SUPPLIES <br> Single-Supply Power Range Dual-Supply Power Range Positive Supply Current Negative Supply Current <br> EEMEM Data Storing Mode Current EEMEM Data Restoring Mode Current ${ }^{6}$ Power Dissipation ${ }^{7}$ Power Supply Sensitivity | ```VDD VDD ID Iss IDD_STORE ldD_restore PDISS PSS``` | $\begin{aligned} & V_{S S}=0 \mathrm{~V} \\ & V_{I H}=V_{D D} \text { or } V_{I L}=G N D \\ & V_{I H}=V_{D D} \text { or } V_{I L}=G N D, V_{D D}=2.5 \mathrm{~V}, V_{S S} \\ & =-2.5 \mathrm{~V} \\ & V_{I H}=V_{D D} \text { or } V_{I L}=G N D \\ & V_{I H}=V_{D D} \text { or } V_{I L}=G N D \\ & V_{I H}=V_{D D}=5 \mathrm{~V} \text { or } V_{I L}=G N D \\ & \Delta V_{D D}=5 \mathrm{~V} \pm 10 \% \\ & \Delta V_{D D}=3 \mathrm{~V} \pm 10 \% \end{aligned}$ | 2.7 <br> $\pm 2.25$ $\begin{aligned} & -0.025 \\ & -0.04 \end{aligned}$ | 5 <br> -5 <br> 35 <br> 2.5 <br> $+0.010$ <br> $+0.02$ | 5.5 <br> $\pm 2.75$ <br> 15 <br> -15 <br> 0.075 <br> +0.025 <br> $+0.04$ | V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> mW <br> \%/\% <br> \% \% |
| DYNAMIC CHARACTERISTICS ${ }^{5,8}$ <br> Bandwidth -3 dB <br> Total Harmonic Distortion <br> $\mathrm{V}_{\mathrm{w}}$ Settling Time <br> Resistor Noise Voltage <br> Digital Crosstalk <br> Analog Coupling | BW <br> THD <br> ts <br> $\mathrm{e}_{\mathrm{N}, \mathrm{Wb}}$ <br> $C_{T}$ <br> $\mathrm{C}_{\mathrm{AT}}$ | $\begin{aligned} & R_{A B}=1 \mathrm{k} \Omega \\ & V_{A}=1 \mathrm{Vrms}, V_{B}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz} \\ & V_{A}=V_{D D}, V_{B}=0 \mathrm{~V} \\ & R_{W B}=500 \Omega, f=1 \mathrm{kHz} \text { (thermal noise } \end{aligned}$ only) <br> $V_{A}=V_{D D}, V_{B}=0 \mathrm{~V}$, measure $\mathrm{V}_{\mathrm{W}}$ with adjacent RDAC making full-scale change Signal input at A1 and measure the output at $\mathrm{W} 3, \mathrm{f}=1 \mathrm{kHz}$ |  | $\begin{aligned} & 4 \\ & 0.05 \\ & 0.2 \\ & 3 \\ & \\ & -80 \\ & \\ & -72 \end{aligned}$ |  | MHz <br> \% <br> $\mu \mathrm{S}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> dB <br> dB |

1 Typical values represent average readings at $25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$.
${ }^{2}$ Resistor position nonlinearity error (R-INL) is the deviation from an ideal value measured between the maximum and minimum resistance wiper positions. R-DNL is the relative step change from an ideal value measured between successive tap positions. Parts are guaranteed monotonic, except R-DNL of AD5252 $1 \mathrm{k} \Omega$ version at $\mathrm{V}_{\mathrm{DD}}=2.7$ $\mathrm{V}, I_{W}=V_{D D} / R$ for both $V_{D D}=3 \mathrm{~V}$ and $V_{D D}=5 \mathrm{~V}$.
${ }^{3} \operatorname{INL}$ and $D N L$ are measured at $V_{W}$ with the RDAC configured as a potentiometer divider, similar to a voltage output digital-to-analog converter. $V_{A}=V_{D D}$ and $V_{B}=0 \mathrm{~V}$. DNL specification limits of $\pm 1$ LSB maximum are guaranteed monotonic operating conditions.
${ }^{4}$ Resistor Terminal A, Terminal B, and Terminal Whave no limitations on polarity with respect to each other.
${ }^{5}$ Guaranteed by design and not subject to production test.
${ }^{6}$ Command 0 NOP should be activated after Command 1 to minimize $I_{D D \_R E A D}$ current consumption.
${ }^{7} P_{\text {DISS }}$ is calculated from $I_{D D} \times V_{D D}=5 \mathrm{~V}$.
8 All dynamic characteristics use $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$.

## $10 \mathrm{~K} \Omega, 50 \mathrm{~K} \Omega$, $100 \mathrm{~K} \Omega$ VERSIONS

$V_{D D}=+3 \mathrm{~V} \pm 10 \%$ or $+5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{S S}=0 \mathrm{~V}$ or $\mathrm{V}_{D D} / V_{S S}= \pm 2.5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{A}=\mathrm{V}_{D D}, \mathrm{~V}_{B}=0 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+105^{\circ} \mathrm{C}$, unless otherwise noted.
Table 2.

| Parameter | Symbol | Conditions | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC CHARACTERISTICS— RHEOSTAT MODE |  |  |  |  |  |  |
| Resolution | $N$ | $\begin{aligned} & \text { AD5251 } \\ & \text { AD5252 } \end{aligned}$ |  |  |  | Bits Bits |
| Resistor Differential Nonlinearity ${ }^{2}$ | R-DNL | $\begin{aligned} & R_{W B}, R_{W A}=N C, A D 5251 \\ & R_{W B}, R_{W A}=N C, A D 5252 \end{aligned}$ | $\begin{aligned} & -0.75 \\ & -1.00 \end{aligned}$ | $\begin{aligned} & \pm 0.10 \\ & \pm 0.25 \end{aligned}$ | $\begin{aligned} & +0.75 \\ & +1.00 \end{aligned}$ | LSB |

## ELECTRICAL CHARACTERISTICS

Table 2.

| Parameter | Symbol | Conditions | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resistor Nonlinearity ${ }^{2}$ <br> Nominal Resistor Tolerance <br> Resistance Temperature Coefficient Wiper Resistance <br> Channel-Resistance Matching | R-INL $\begin{aligned} & \Delta R_{A B} / R_{A B} \\ & \left(\Delta R_{A B} / R_{A B}\right) \times 10^{6} / \Delta T \\ & R_{W} \\ & \\ & \Delta R_{A B 1} / \Delta R_{A B 2} \end{aligned}$ | $\begin{aligned} & R_{W B}, R_{W A}=N C, A D 5251 \\ & R_{W B}, R_{W A}=N C, A D 5252 \\ & T_{A}=25^{\circ} \mathrm{C} \\ & \\ & I_{W}=1 \mathrm{~V} / R, V_{D D}=5 \mathrm{~V} \\ & I_{W}=1 \mathrm{~V} / R, V_{D D}=3 \mathrm{~V} \\ & R_{A B}=10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega \\ & R_{A B}=100 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \hline-0.75 \\ & -2.5 \\ & -20 \end{aligned}$ | $\begin{aligned} & \pm 0.25 \\ & \pm 1.0 \\ & \\ & 650 \\ & 75 \\ & 200 \\ & 0.15 \\ & 0.05 \end{aligned}$ | $\begin{aligned} & +0.75 \\ & +2.5 \\ & +20 \\ & \\ & 130 \\ & 300 \end{aligned}$ | LSB LSB $\%$ $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ $\Omega$ $\Omega$ $\%$ $\%$ |
| DC CHARACTERISTICSPOTENTIOMETER DIVIDER MODE <br> Differential Nonlinearity ${ }^{3}$ <br> Integral Nonlinearity ${ }^{3}$ <br> Voltage Divider <br> Temperature Coefficient <br> Full-Scale Error <br> Zero-Scale Error | DNL INL $\left(\Delta V_{W} / V_{W}\right) \times 10^{6} / \Delta T$ $V_{\text {WFSE }}$ $V_{\text {WZSE }}$ | AD5251 <br> AD5252 <br> AD5251 <br> AD5252 <br> Code $=$ half scale <br> Code $=$ full scale, AD5251 <br> Code = full scale, AD5252 <br> Code $=$ zero scale, AD5251 <br> Code = zero scale, AD5252 | $\begin{aligned} & -0.5 \\ & -1.0 \\ & -0.50 \\ & -1.5 \\ & \\ & -1.0 \\ & -3 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \pm 0.1 \\ & \pm 0.3 \\ & \pm 0.15 \\ & \pm 0.5 \\ & 15 \\ & \\ & -0.3 \\ & -1 \\ & 0.3 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & +0.5 \\ & +1.0 \\ & +0.50 \\ & +1.5 \\ & \\ & 0 \\ & 0 \\ & 1.0 \\ & 3.0 \end{aligned}$ | LSB LSB LSB LSB ppm $/{ }^{\circ} \mathrm{C}$ LSB LSB LSB LSB |
| RESISTOR TERMINALS <br> Voltage Range ${ }^{4}$ <br> Capacitance ${ }^{5}$ A, B <br> Capacitance ${ }^{5} \mathrm{~W}$ <br> Common-Mode Leakage Current | $\begin{aligned} & V_{A}, V_{B}, V_{W} \\ & C_{A}, C_{B} \\ & C_{W} \\ & I_{C M} \\ & \hline \end{aligned}$ | $\mathrm{f}=1 \mathrm{kHz}$, measured to GND , code $=$ half scale $f=1 \mathrm{kHz}$, measured to GND , code $=$ half scale $V_{A}=V_{B}=V_{D D} / 2$ |  | 85 <br> 95 <br> 0.01 | $V_{D D}$ $1.00$ | V <br> pF <br> pF <br> $\mu \mathrm{A}$ |
| DIGITAL INPUTS AND OUTPUTS <br> Input Logic High <br> Input Logic Low <br> Output Logic High (SDA) <br> Output Logic Low (SDA) <br> $\overline{\text { WP Leakage Current }}$ <br> A0 Leakage Current <br> Input Leakage Current (Other than $\overline{W P}$ and AO) <br> Input Capacitance ${ }^{5}$ | $\mathrm{V}_{\mathrm{IH}}$ <br> VIL <br> $\mathrm{V}_{\mathrm{OH}}$ <br> $V_{O L}$ <br> IWP <br> $I_{A 0}$ <br> 1 <br> C | $\begin{aligned} & V_{D D}=5 \mathrm{~V}, V_{S S}=0 \mathrm{~V} \\ & V_{D D} / V_{S S}=+2.7 \mathrm{~V} / 0 \mathrm{~V} \text { or } V_{D D} / V_{S S}= \pm 2.5 \mathrm{~V} \\ & V_{D D}=5 \mathrm{~V}, V_{S S}=0 \mathrm{~V} \\ & V_{D D} / V_{S S}=+2.7 \mathrm{~V} / 0 \mathrm{~V} \text { or } V_{D D} / V_{S S}= \pm 2.5 \mathrm{~V} \\ & R_{P U L L}-U P=2.2 \mathrm{k} \Omega \text { to } V_{D D}=5 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V} \\ & R_{P U L L-U P}=2.2 \mathrm{k} \Omega \text { to } V_{D D}=5 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V} \\ & \mathrm{WP}=V_{D D} \\ & A 0=G N D \\ & V_{I N}=0 \mathrm{~V} \text { or } V_{D D} \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 2.1 \end{aligned}$ $4.9$ | 5 | $\begin{aligned} & 0.8 \\ & 0.6 \\ & 0.4 \\ & 8 \\ & 3 \\ & \pm 1 \end{aligned}$ | $\begin{aligned} & V \\ & V \\ & V \\ & V \\ & V \\ & V \\ & V \\ & \mu A \\ & \mu A \\ & \mu A \\ & p F \end{aligned}$ |
| POWER SUPPLIES <br> Single-Supply Power Range Dual-Supply Power Range Positive Supply Current Negative Supply Current <br> EEMEM Data Storing Mode Current EEMEM Data Restoring Mode Current ${ }^{6}$ Power Dissipation ${ }^{7}$ | $V_{D D}$ <br> $V_{D D} / V_{S S}$ <br> $\mathrm{IDD}_{\mathrm{D}}$ <br> Iss <br> IDD_STORE <br> IDD_RESTORE <br> $P_{\text {DISS }}$ | $\begin{aligned} & V_{S S}=0 \mathrm{~V} \\ & V_{I H}=V_{D D} \text { or } V_{I L}=G N D \\ & V_{I H}=V_{D D} \text { or } V_{I L}=G N D, V_{D D}=2.5 \mathrm{~V}, V_{S S}= \\ & -2.5 \mathrm{~V} \\ & V_{I H}=V_{D D} \text { or } V_{I L}=G N D, T_{A}=0^{\circ} \mathrm{C} \text { to } 105^{\circ} \mathrm{C} \\ & V_{I H}=V_{D D} \text { or } V_{I L}=G N D, T_{A}=0^{\circ} \mathrm{C} \text { to } 105^{\circ} \mathrm{C} \\ & V_{I H}=V_{D D}=5 \mathrm{~V} \text { or } V_{I L}=G N D \end{aligned}$ | $\begin{aligned} & 2.7 \\ & \pm 2.25 \end{aligned}$ | 5 <br> $-5$ <br> 35 <br> 2.5 | 5.5 <br> $\pm 2.75$ <br> 15 <br> -15 <br> 0.075 | V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> mW |

## ELECTRICAL CHARACTERISTICS

Table 2.


1 Typical values represent average readings at $25^{\circ} \mathrm{C}$ and $\mathrm{V}_{D D}=5 \mathrm{~V}$.
${ }^{2}$ Resistor position nonlinearity error ( $\mathrm{R}-\mathrm{INL}$ ) is the deviation from an ideal value measured between the maximum and minimum resistance wiper positions. R-DNL is the relative step change from an ideal value measured between successive tap positions. Parts are guaranteed monotonic, except R-DNL of AD5252 $1 \mathrm{k} \Omega$ version at $\mathrm{V}_{\mathrm{DD}}=2.7$ $V, I_{W}=V_{D D} / R$ for both $V_{D D}=3 V$ and $V_{D D}=5 \mathrm{~V}$.
${ }^{3}$ INL and $D N L$ are measured at $V_{W}$ with the RDAC configured as a potentiometer divider, similar to a voltage output $D A C . V_{A}=V_{D D}$ and $V_{B}=0 \mathrm{~V}$. DNL specification limits of $\pm 1$ LSB maximum are guaranteed monotonic operating conditions.
${ }^{4}$ Resistor Terminal A, Terminal B, and Terminal Whave no limitations on polarity with respect to each other.
5 Guaranteed by design and not subject to production test.
6 Command 0 NOP should be activated after Command 1 to minimize $I_{D D \_R E A D}$ current consumption.
${ }^{7} P_{D I S S}$ is calculated from $I_{D D} \times V_{D D}=5 \mathrm{~V}$.
8 All dynamic characteristics use $V_{D D}=5 \mathrm{~V}$.

## INTERFACE TIMING CHARACTERISTICS

All input control voltages are specified with $\mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns}(10 \%$ to $90 \%$ of 3 V ) and timed from a voltage level of 1.5 V . Switching characteristics are measured using both $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ and 5 V .

Table 3. Interface Timing and EEMEM Reliability Characteristics (All Parts) ${ }^{1}$

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTERFACE TIMING |  |  |  |  |  |  |
| SCL Clock Frequency | $\mathrm{f}_{\text {SCL }}$ |  |  |  | 400 | kHz |
| $\mathrm{t}_{\text {BuF }}$ Bus-Free Time Between Stop and Start | $t_{1}$ |  | 1.3 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {hdi;sta }}$ Hold Time (Repeated Start) | $\mathrm{t}_{2}$ | After this period, the first clock pulse is generated. | 0.6 |  |  | $\mu \mathrm{s}$ |
| tıow Low Period of SCL Clock | $t_{3}$ |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {HIIGH }}$ High Period of SCL Clock | $\mathrm{t}_{4}$ |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {Su;STA }}$ Set-up Time for Start Condition | $t_{5}$ |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {HD; Dat }}$ Data Hold Time | $\mathrm{t}_{6}$ |  | 0 |  | 0.9 | $\mu \mathrm{s}$ |
| $t_{\text {su;Dat }}$ Data Set-up Time | $\mathrm{t}_{7}$ |  | 100 |  |  | ns |

## ELECTRICAL CHARACTERISTICS

Table 3. Interface Timing and EEMEM Reliability Characteristics (All Parts) ${ }^{1}$

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{F}}$ Fall Time of Both SDA and SCL Signals <br> $t_{R}$ Rise Time of Both SDA and SCL Signals <br> $\mathrm{t}_{\text {Su;sto }}$ Set-up Time for Stop Condition <br> EEMEM Data Storing Time <br> EEMEM Data Restoring Time at Power-On ${ }^{2}$ <br> EEMEM Data Restoring Time upon Restore Command or Reset Operation ${ }^{2}$ <br> EEMEM Data Rewritable Time (Delay Time After Power- <br> On or Reset Before EEMEM Can Be Written) | $\mathrm{t}_{8}$ <br> $\mathrm{t}_{9}$ <br> $t_{10}$ <br> temmem_store <br> teemem_restore1 <br> teEmem_restore2 <br> $t_{\text {EEMEM_REWRITE }}$ | $V_{D D}$ rise time dependent. Measure without decoupling capacitors at $V_{D D}$ and $V_{S S}$. $V_{D D}=5 \mathrm{~V}$. | 0.6 | 26 <br> 300 <br> 300 <br> 540 | $\begin{aligned} & 300 \\ & 300 \end{aligned}$ | ns <br> ns <br> $\mu \mathrm{s}$ <br> ms <br> US <br> Us <br> $\mu \mathrm{S}$ |
| FLASH/EE MEMORY RELIABILITY <br> Endurance ${ }^{3}$ <br> Data Retention ${ }^{4}$ |  |  | 100 | 100 |  | k cycles <br> Years |

${ }^{1}$ Guaranteed by design; not subject to production test. See Figure 23 for location of measured values.
${ }^{2}$ During power-up, all outputs are preset to midscale before restoring the EEMEM contents. RDAC1 has the shortest EEMEM data restoring time, whereas RDAC3 has the longest.
${ }^{3}$ Endurance is qualified to 100,000 cycles per JEDEC Standard 22 , Method A117, and measured at $-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}$, and $+105^{\circ} \mathrm{C}$; typical endurance at $+25^{\circ} \mathrm{C}$ is 700,000 cycles.
${ }^{4}$ Retention lifetime equivalent at junction temperature $\mathrm{T}_{J}=55^{\circ} \mathrm{C}$ per JEDEC Std. 22, Method A117. Retention lifetime based on an activation energy of 0.6 eV derates with junction temperature in Flash/EE memory.

## ABSOLUTE MAXIMUM RATINGS

$T_{A}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 4.

| Parameter | Rating |
| :---: | :---: |
| $V_{\text {DD }}$ to GND | -0.3 V, +7 V |
| $V_{S S}$ to GND | +0.3V, -7 V |
| $V_{D D}$ to $V_{S S}$ | 7 V |
| $V_{A}, V_{B}, V_{W}$ to GND | $V_{S S}, V_{D D}$ |
| Maximum Current |  |
| $I_{\text {WB }}$, I WA Pulsed | $\pm 20 \mathrm{~mA}$ |
| $I_{\text {WB }}$ Continuous ( $\mathrm{R}_{\text {WB }} \leq 1 \mathrm{k} \Omega, \mathrm{A}$ Open) ${ }^{1}$ | $\pm 5 \mathrm{~mA}$ |
| $I_{\text {WA }}$ Continuous ( $\mathrm{R}_{\text {WA }} \leq 1 \mathrm{k} \Omega, \mathrm{B}$ Open) ${ }^{1}$ | $\pm 5 \mathrm{~mA}$ |
| $\mathrm{I}_{\mathrm{AB}}$ Continuous ${ }^{1}$ |  |
| $\mathrm{R}_{\mathrm{AB}}=1 \mathrm{k} \Omega$ | $\pm 5 \mathrm{~mA}$ |
| $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ | $\pm 500 \mu \mathrm{~A}$ |
| $\mathrm{R}_{\text {AB }}=50 \mathrm{k} \Omega$ | $\pm 100 \mu \mathrm{~A}$ |
| $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ | $\pm 50 \mu \mathrm{~A}$ |
| Digital Inputs and Output Voltage to GND | $0 \mathrm{~V}, 7 \mathrm{~V}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature ( $\mathrm{T}_{\text {JMAX }}$ ) | $150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec ) | $300^{\circ} \mathrm{C}$ |
| Vapor Phase (60 sec) | $215^{\circ} \mathrm{C}$ |
| Infrared (15 sec) | $220^{\circ} \mathrm{C}$ |
| TSSOP-14 Thermal Resistance ${ }^{2} \theta_{\text {JA }}$ | $136^{\circ} \mathrm{C} / \mathrm{W}$ |
| 1 Maximum terminal current is bound by the maximum applied voltage across any two of the $\mathrm{A}, \mathrm{B}$, and W terminals at a given resistance, the maximum current handling of the switches, and the maximum power dissipation of the package. $V_{D D}=5 \mathrm{~V}$. |  |
| Package power dissipation $=\left(\mathrm{T}_{\text {JMAX }}-\right.$ |  |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. Charged devi- <br> ces and circuit boards can discharge without detection. Although <br> this product features patented or proprietary protection circuitry, <br> damage may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to avoid <br> performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. Pin Configuration

Table 5. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | $V_{D D}$ | Positive Power Supply Pin. Connect +2.7 V to +5 V for single supply or $\pm 2.7 \mathrm{~V}$ for dual supply, where $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{S S} \leq 5.5 \mathrm{~V}$. $\mathrm{V}_{\mathrm{DD}}$ must be able to source 35 mA for 26 ms when storing data to EEMEM. |
| 2 | ADO | $1^{2} \mathrm{C}$ Device Address 0. AD0 and AD1 allow four AD5251/AD5252 devices to be addressed. |
| 3 | WP | Write Protect, Active Low. $\mathrm{V}_{W P} \leq \mathrm{V}_{\text {DD }}+0.3 \mathrm{~V}$. |
| 4 | W1 | Wiper Terminal of RDAC1. $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{W} 1} \leq \mathrm{V}_{\mathrm{DD}} .{ }^{1}$ |
| 5 | B1 | B Terminal of RDAC1. $\mathrm{V}_{S S} \leq \mathrm{V}_{B 1} \leq \mathrm{V}_{\mathrm{DD}}{ }^{1}$ |
| 6 | A1 | A Terminal of RDAC1. $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{A} 1} \leq \mathrm{V}_{\mathrm{DD}} .{ }^{1}$ |
| 7 | SDA | Serial Data Input/Output Pin. Shifts in one bit at a time upon positive clock edges. MSB loaded first. Open-drain MOSFET requires pull-up resistor. |
| 8 | $V_{S S}$ | Negative Supply. Connect to 0 V for single supply or -2.7 V for dual supply, where $\mathrm{V}_{D D}-\mathrm{V}_{S S} \leq+5.5 \mathrm{~V}$. If $\mathrm{V}_{S S}$ is used in dual supply, $\mathrm{V}_{S S}$ must be able to sink 35 mA for 26 ms when storing data to EEMEM. |
| 9 | SCL | Serial Input Register Clock Pin. Shifts in one bit at a time upon positive clock edges. $\mathrm{V}_{S C L} \leq\left(\mathrm{V}_{D D}+0.3 \mathrm{~V}\right)$. Pull-up resistor is recommended for SCL to ensure minimum power. |
| 10 | DGND | Digital Ground. Connect to system analog ground at a single point. |
| 11 | AD1 | $1^{2} \mathrm{C}$ Device Address 1. AD0 and AD1 allow four AD5251/AD5252 devices to be addressed. |
| 12 | A3 | A Terminal of RDAC3. $V_{S S} \leq V_{A 3} \leq V_{D D} .^{1}$ |
| 13 | B3 | B Terminal of RDAC3. $\mathrm{V}_{S S} \leq \mathrm{V}_{B 3} \leq \mathrm{V}_{D D}{ }^{1}$ |
| 14 | W3 | Wiper Terminal of RDAC3. $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{W} 3} \leq \mathrm{V}_{\mathrm{DD}} .{ }^{1}$ |

[^0]
## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 3. R-INL vs. Code


Figure 4. R-DNL vs. Code


Figure 5. INL vs. Code


Figure 6. DNL vs. Code


Figure 7. Supply Current vs. Temperature


Figure 8. Supply Current vs. Digital Input Voltage, $T_{A}=25^{\circ} \mathrm{C}$

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 9. Wiper Resistance vs. $V_{\text {BIAS }}$


Figure 10. Change of $R_{W B}$ vs. Temperature


Figure 11. AD5252 Rheostat Mode Tempco $\Delta R_{\text {wB }} / \Delta T$ vs. Code


Figure 12. AD5252 Potentiometer Mode Tempco $\Delta V_{\text {WB }} / \Delta T$ vs. Code


Figure 13. AD5252 Gain vs. Frequency vs. Code, $R_{A B}=1 \mathrm{k} \Omega, T_{A}=25^{\circ} \mathrm{C}$


Figure 14. AD5252 Gain vs. Frequency vs. Code, $R_{A B}=10 \mathrm{k} \Omega, T_{A}=25^{\circ} \mathrm{C}$

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 15. AD5252 Gain vs. Frequency vs. Code, $R_{A B}=50 \mathrm{k} \Omega, T_{A}=25^{\circ} \mathrm{C}$


Figure 16. AD5252 Gain vs. Frequency vs. Code, $R_{A B}=100 \mathrm{k} \Omega, T_{A}=25^{\circ} \mathrm{C}$


Figure 17. $A D 5252 \Delta R_{A B}$ vs. Code, $T_{A}=25^{\circ} \mathrm{C}$


Figure 18. Supply Current vs. Digital Input Clock Frequency


Figure 19. Clock Feedthrough and Midscale Transition Glitch


Figure 20. $\mathrm{t}_{\text {EEMEM_RESTORE }}$ of RDAC1 and RDAC3

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 21. AD5251 I ${ }_{\text {wB_max }}$ vs. Code


Figure 22. AD5252 $I_{\text {WB_MAX }}$ vs. Code
$I^{2} \mathrm{C}$ INTERFACE


Figure 23. $I^{2} C$ Interface Timing Diagram

## I²C INTERFACE GENERAL DESCRIPTION



Figure 24. $1^{2} \mathrm{C}$-Master Writing Data to Slave


Figure 25. $\mathbf{I}^{2} \mathrm{C}$-Master Reading Data from Slave


Figure 26. $1^{2}$ C-Combined Write/Read

## ${ }^{2}{ }^{2} \mathrm{C}$ INTERFACE

## $I^{2} \mathrm{C}$ INTERFACE DETAIL DESCRIPTION

## RDAC/EEMEM Write

Setting the wiper position requires an RDAC write operation. The single write operation is shown in Figure 27, and the consecutive write operation is shown in Figure 28. In the consecutive write operation, if the RDAC is selected and the address starts at 00001, the first data byte goes to RDAC1 and the second data byte goes to RDAC3. The RDAC address is shown in Table 6.

While the RDAC wiper setting is controlled by a specific RDAC register, each RDAC register corresponds to a specific EEMEM
location, which provides nonvolatile wiper storage functionality. The addresses are shown in Table 7. The single and consecutive write operations also apply to EEMEM write operations.
There are 12 nonvolatile memory locations: EEMEM4 to EEMEM15. Users can store a total of 12 bytes of information, such as memory data for other components, look-up tables, or system identification information.

In a write operation to the EEMEM registers, the device disables the ${ }^{2} \mathrm{C}$ interface during the internal write cycle. Acknowledge polling is required to determine the completion of the write cycle. See the EEMEM Write-Acknowledge Polling section.


Figure 27. Single Write Mode


Figure 28. Consecutive Write Mode

Table 6. Addresses for Writing Data Byte Contents to RDAC Registers ( $R \bar{W}=0, C M D / \overline{R E G}=0, E E / \overline{R D A C}=0$ )

| A4 | A3 | A2 | A1 | A0 | RDAC | Data Byte Description |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | Reserved |  |
| 0 | 0 | 0 | 0 | 1 | RDAC1 | 6-/8-bit wiper setting ${ }^{1}$ |
| 0 | 0 | 0 | 1 | 0 | Reserved |  |
| 0 | 0 | 0 | 1 | 1 | RDAC3 | 6-18-bit wiper setting ${ }^{1}$ |
| 0 | 0 | 1 | 0 | 0 | Reserved |  |
| $:$ | $:$ | $:$ | $:$ | $:$ | $\vdots$ |  |
| $\vdots$ | $:$ | $:$ | $:$ | $:$ |  |  |
| 0 | 1 | 1 | 1 | 1 | Reserved |  |

[^1]Table 7. Addresses for Writing (Storing) RDAC Settings and User-Defined Data to EEMEM Registers ( $R \bar{W}=0, C M D / \overline{R E G}=0, E E / \overline{R D A C}=1$ )

| A4 | A3 | A2 | A1 | A0 | Data Byte Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | Reserved |
| 0 | 0 | 0 | 0 | 1 | Store RDAC1 setting to EEMEM1 ${ }^{1}$ |
| 0 | 0 | 0 | 1 | 0 | Reserved |
| 0 | 0 | 0 | 1 | 1 | Store RDAC3 setting to EEMEM3 ${ }^{1}$ |
| 0 | 0 | 1 | 0 | 0 | Store user data to EEMEM4 |

## $I^{2}$ C INTERFACE

Table 7. Addresses for Writing (Storing) RDAC Settings and User-Defined Data to EEMEM Registers ( $R \bar{W}=0, C M D / \overline{R E G}=0, E E / \overline{R D A C}=1$ )

| A4 | A3 | A2 | A1 | A0 | Data Byte Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 0 | 1 | Store user data to EEMEM5 |
| 0 | 0 | 1 | 1 | 0 | Store user data to EEMEM6 |
| 0 | 0 | 1 | 1 | 1 | Store user data to EEMEM7 |
| 0 | 1 | 0 | 0 | 0 | Store user data to EEMEM8 |
| 0 | 1 | 0 | 0 | 1 | Store user data to EEMEM9 |
| 0 | 1 | 0 | 1 | 0 | Store user data to EEMEM10 |
| 0 | 1 | 0 | 1 | 1 | Store user data to EEMEM11 |
| 0 | 1 | 1 | 0 | 0 | Store user data to EEMEM12 |
| 0 | 1 | 1 | 0 | 1 | Store user data to EEMEM13 |
| 0 | 1 | 1 | 1 | 0 | Store user data to EEMEM14 |
| 0 | 1 | 1 | 1 | 1 | Store user data to EEMEM15 |

## ${ }^{2}{ }^{2} \mathrm{C}$ INTERFACE

## RDAC/EEMEM Read

The AD5251/AD5252 provide two different RDAC or EEMEM read operations. For example, Figure 29 shows the method of reading the RDAC1 and RDAC3 contents without specifying the address, assuming Address RDAC1 was already selected in the previous operation. If Address N other than RDAC1 was previously selected, readback starts with Address N , followed by $\mathrm{N}+1$, and so on.
Figure 30 illustrates a random RDAC or EEMEM read operation. This operation allows users to specify which RDAC or EEMEM register is read by issuing a dummy write command to change the RDAC address pointer and then proceeding with the RDAC read operation at the new address location.

Table 8. Addresses for Reading (Restoring) RDAC Settings and User Data from $E E M E M(R / \bar{W}=1, C M D / R E G=0, E E / R D A C=1)$

| A4 | A3 | A2 | A1 | A0 | Data Byte Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | Reserved |
| 0 | 0 | 0 | 0 | 1 | Read RDAC1 seting from EEMEM1 <br> 0 |
| 0 | 0 | 1 | 0 | Reserved |  |
| 0 | 0 | 0 | 1 | 1 | Read RDAC3 setting from EEMEM3 <br> 0 |
| 0 | 1 | 0 | 0 | Read user data from EEMEM4 |  |
| 0 | 0 | 1 | 0 | 1 | Read user data from EEMEM5 |
| 0 | 0 | 1 | 1 | 0 | Read user data from EEMEM6 |
| 0 | 0 | 1 | 1 | 1 | Read user data from EEMEM7 |
| 0 | 1 | 0 | 0 | 0 | Read user data from EEMEM8 |
| 0 | 1 | 0 | 0 | 1 | Read user data from EEMEM9 |
| 0 | 1 | 0 | 1 | 0 | Read user data from EEMEM10 |
| 0 | 1 | 0 | 1 | 1 | Read user data from EEMEM11 |
| 0 | 1 | 1 | 0 | 0 | Read user data from EEMEM12 |
| 0 | 1 | 1 | 0 | 1 | Read user data from EEMEM13 |
| 0 | 1 | 1 | 1 | 0 | Read user data from EEMEM14 |
| 0 | 1 | 1 | 1 | 1 | Read user data from EEMEM15 |



Figure 29. RDAC Current Read (Restricted to Previously Selected Address Stored in the Register)


Figure 30. RDAC or EEMEM Random Read


Figure 31. RDAC Quick Command Write (Dummy Write)

## $I^{2} \mathrm{C}$ INTERFACE

## RDAC/EEMEM Quick Commands

The AD5251/AD5252 feature 12 quick commands that facilitate easy manipulation of RDAC wiper settings and provide RDAC-toEEMEM storing and restoring functions. The command format is shown in Figure 31, and the command descriptions are shown in Table 9.

When using a quick command, issuing a third byte is not needed, but is allowed. The quick commands reset and store RDAC to EEMEM require acknowledge polling to determine whether the command has finished executing.

Table 9. RDAC-to-EEMEM Interface and RDAC Operation Quick Command Bits (CMD/REG $=1, \mathrm{~A} 2=0$ )

| C3 | C2 | C1 | C0 | Command Description |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | NOP |
| 0 | 0 | 0 | 1 | Restore EEMEM (A1, A0) to RDAC (A1, AO) ${ }^{1}$ |
| 0 | 0 | 1 | 0 | Store RDAC (A1, A0) to EEMEM (A1, A0) |
| 0 | 0 | 1 | 1 | Decrement RDAC (A1, A0) 6 dB |
| 0 | 1 | 0 | 0 | Decrement all RDACs 6 dB |
| 0 | 1 | 0 | 1 | Decrement RDAC (A1, A0) one step |
| 0 | 1 | 1 | 0 | Decrement all RDACs one step |
| 0 | 1 | 1 | 1 | Reset: restore EEMEMs to all RDACs |
| 1 | 0 | 0 | 0 | Increment RDACs (A1, A0) 6 dB |
| 1 | 0 | 0 | 1 | Increment all RDACs 6 dB |
| 1 | 0 | 1 | 0 | Increment RDACs (A1, A0) one step |
| 1 | 0 | 1 | Increment all RDACs one step |  |
| 1 | $:$ | 0 | 0 | Reserved |
| $:$ | 1 | 1 | $:$ | $:$ |
| $:$ | 1 | 1 | Reserved |  |

[^2]
## $I^{2} \mathrm{C}$ INTERFACE

## $\mathbf{R}_{\mathrm{AB}}$ Tolerance Stored in Read-Only Memory

The AD5251/AD5252 feature patented $\mathrm{R}_{A B}$ tolerances storage in the nonvolatile memory. The tolerance of each channel is stored in the memory during the factory production and can be read by users at any time. The knowledge of the stored tolerance, which is the average of $\mathrm{R}_{A B}$ over all codes (see Figure 16), allows users to predict $R_{A B}$ accurately. This feature is valuable for precision, rheostat mode, and open-loop applications in which knowledge of absolute resistance is critical.

The stored tolerances reside in the read-only memory and are expressed as percentages. Each tolerance is stored in two memory locations (see Table 10). The tolerance data is expressed in sign magnitude binary format stored in two bytes; an example is shown in Figure 32.

For the first byte in Register N, the MSB is designated for the sign ( $0=+$ and $1=-$ ) and the remaining seven LSBs are designated for the integer portion of the tolerance. For the second byte in Register $\mathrm{N}+1$, all eight data bits are designated for the decimal portion of tolerance. As shown in Table 10 and Figure 32, for example, if the rated $R_{A B}$ is $10 \mathrm{k} \Omega$ and the data readback from Address 11000 shows 00011100 and Address 11001 shows 0000 1111, then RDAC1 tolerance can be calculated as

MSB (from Address 11000): $0=+$
Next 7 LSBs (from Address 11000): $0011100=28$
8 LSBs (from Address 11001): $00001111=15 \times 2^{-8}=0.06$
Tolerance $=28.06 \%$ and, therefore,
$R_{\text {AB_ACTUAL }}=12.806 \mathrm{k} \Omega$

Table 10. Address Table for Reading Tolerance (CMD/REG $=0, E E \overline{R D A C}=1, A 4=1$ )


Figure 32. Format of Stored Tolerance in Sign Magnitude Format with Bit Position Descriptions (Unit Is \%, Only Data Bytes Are Shown)

## $I^{2} \mathrm{C}$ INTERFACE

## EEMEM Write-Acknowledge Polling

After each write operation to the EEMEM registers, an internal write cycle begins. The $1^{2} \mathrm{C}$ interface of the device is disabled. To determine if the internal write cycle is complete and the $I^{2} \mathrm{C}$ interface is enabled, interface polling can be executed. $I^{2} \mathrm{C}$ interface polling can be conducted by sending a start condition, followed by the slave address and the write bit. If the $I^{2} \mathrm{C}$ interface responds with an ACK, the write cycle is complete and the interface is ready to proceed with further operations. Otherwise, $I^{2} \mathrm{C}$ interface polling can be repeated until it succeeds. Command 2 and Command 7 also require acknowledge polling.

## EEMEM Write Protection

Setting the $\overline{W P}$ pin to logic low after EEMEM programming protects the memory and RDAC registers from future write operations. In this mode, the EEMEM and RDAC read operations function as normal.

## $I^{2} \mathrm{C}$ INTERFACE

## $\mathbf{I}^{2}$ C-COMPATIBLE 2-WIRE SERIAL BUS



Figure 33. General $1^{2} \mathrm{C}$ Write Pattern


Figure 34. General $I^{2} C$ Read Pattern

The first byte of the AD5251/AD5252 is a slave address byte (see Figure 33 and Figure 34). It has a 7 -bit slave address and an $R / W$ bit. The 5 MSB of the slave address is 01011 , and the next 2 LSB is determined by the states of the AD1 and AD0 pins. AD1 and ADO allow the user to place up to four AD5251/AD5252 devices on one bus.

AD5251/AD5252 can be controlled via an ${ }^{2} \mathrm{C}$-compatible serial bus and are connected to this bus as slave devices. The 2 -wire $\left.\right|^{2} \mathrm{C}$ serial bus protocol (see Figure 33 and Figure 34) follows:

1. The master initiates a data transfer by establishing a start condition, such that SDA goes from high to low while SCL is high (see Figure 33). The following byte is the slave address byte, which consists of the 5 MSB of a slave address defined as 01011. The next two bits are AD1 and ADO, $I^{2} C$ device address bits. Depending on the states of their AD1 and ADO bits, four AD5251/AD5252 devices can be addressed on the same bus. The last LSB, the $\mathrm{R} / \bar{W}$ bit, determines whether data is read from or written to the slave device.
The slave whose address corresponds to the transmitted address responds by pulling the SDA line low during the ninth clock pulse (this is called an acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to or read from its serial register.
2. In the write mode (except when restoring EEMEM to the RDAC register), there is an instruction byte that follows the slave address byte. The MSB of the instruction byte is labeled CMD/ REG. MSB $=1$ enables CMD, the command instruction byte; MSB $=0$ enables general register writing. The third MSB in the instruction byte, labeled EE/RDAC, is true when MSB $=0$ or when the device is in general writing mode. EE enables the EEMEM register, and REG enables the RDAC register. The 5 LSB, A4 to AO, designates the addresses of the EEMEM and

RDAC registers (see Figure 27 and Figure 28). When MSB = 1 or when the device is in CMD mode, the four bits following the MSB are C 3 to C 1 , which correspond to 12 predefined EEMEM controls and quick commands; there are also four factory-reserved commands. The 3 LSB-A2, A1, and A0-are addresses, but only 001 and 011 are used for RDAC1 and RDAC3, respectively (see Figure 31). After acknowledging the instruction byte, the last byte in the write mode is the data byte. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an acknowledge bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL (see Figure 33).
3. In current read mode, the RDAC1 data byte immediately follows the acknowledgment of the slave address byte. After an acknowledgment, a dummy read follows, then RDAC3, and so on. (There is a slight difference in write mode, where the last eight data bits representing RDAC3 data are followed by a no acknowledge bit.) Similarly, the transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL (see Figure 34). Another reading method, random read method, is shown in Figure 30.
4. When all data bits have been read or written, a stop condition is established by the master. A stop condition is defined as a low-to-high transition on the SDA line that occurs while SCL is high. In write mode, the master pulls the SDA line high during the $10^{\text {th }}$ clock pulse to establish a stop condition (see Figure 33). In read mode, the master issues a no acknowledge for the ninth clock pulse, that is, the SDA line remains high. The master brings the SDA line low before the $10^{\text {th }}$ clock pulse and then brings the SDA line high to establish a stop condition (see Figure 34).

## THEORY OF OPERATION

The AD5251/AD5252 are dual-channel digital potentiometers that allow 64/256 linear resistance step adjustments. The AD5251/ AD5252 employ double-gate CMOS EEPROM technology, which allows resistance settings and user-defined data to be stored in the EEMEM registers. The EEMEM is nonvolatile, such that settings remain when power is removed. The RDAC wiper settings are restored from the nonvolatile memory settings during device powerup and can also be restored at any time during operation.

The AD5251/AD5252 resistor wiper positions are determined by the RDAC register contents. The RDAC register acts like a scratch-pad register, allowing unlimited changes of resistance settings. RDAC register contents can be changed using the device's serial $I^{2} C$ interface. The format of the data-words and the commands to program the RDAC registers are discussed in the $I^{2} C$ Interface Detail Description section.
The two RDAC registers have corresponding EEMEM memory locations that provide nonvolatile storage of resistor wiper position settings. The AD5251/AD5252 provide commands to store the RDAC register contents to their respective EEMEM memory locations. During subsequent power-on sequences, the RDAC registers are automatically loaded with the stored value.

Whenever the EEMEM write operation is enabled, the device activates the internal charge pump and raises the EEMEM cell gate bias voltage to a high level; this essentially erases the current content in the EEMEM register and allows subsequent storage of the new content. Saving data to an EEMEM register consumes about 35 mA of current and lasts approximately 26 ms . Because of charge-pump operation, all RDAC channels may experience noise coupling during the EEMEM writing operation.
The EEMEM restore time in power-up or during operation is about $300 \mu \mathrm{~s}$. Note that the power-up EEMEM refresh time depends on how fast $V_{D D}$ reaches its final value. As a result, any supply voltage decoupling capacitors limit the EEMEM restore time during power-up. For example, Figure 20 shows a power-up profile of the $V_{D D}$ where there is no decoupling capacitor and the applied power is a digital signal. The device initially resets the measured RDACs to midscale before restoring the EEMEM contents. By default, EEMEM is loaded at midscale until a new value is loaded. The omission of the decoupling capacitors should only be considered when the fast restoring time is absolutely needed in the application. In addition, users should issue a NOP Command 0 immediately after using Command 1 to restore the EEMEM setting to RDAC, thereby minimizing supply current dissipation. Reading user data directly from EEMEM does not require a similar NOP command execution.

In addition to the movement of data between RDAC and EEMEM registers, the AD5251/AD5252 provide other shortcut commands that facilitate programming, as shown in Table 11.

Table 11. Quick Commands

| Command | Description |
| :--- | :--- |
| 0 | NOP. |
| 1 | Restore EEMEM content to RDAC. Users should issue NOP <br> immediately after this command to conserve power. |
| 2 | Store RDAC register setting to EEMEM. |
| 3 | Decrement RDAC 6 dB (shift data bits right). |
| 4 | Decrement all RDACs 6 dB (shift all data bits right). |
| 5 | Decrement RDAC one step. |
| 6 | Decrement all RDACs one step. |
| 7 | Reset EEMEM contents to all RDACs. |
| 8 | Increment RDAC 6 dB (shift data bits left). |
| 9 | Increment all RDACs 6 dB (shift all data bits left). |
| 10 | Increment RDAC one step. |
| 11 | Increment all RDACs one step. |
| 12 to 15 | Reserved. |

## LINEAR INCREMENT/DECREMENT COMMANDS

The increment and decrement commands ( $10,11,5$, and 6 ) are useful for linear step adjustment applications. These commands simplify microcontroller software coding by allowing the controller to send just an increment or decrement command to the AD5251/ AD5252. The adjustments can be directed to a single RDAC or to all RDACs.

## $\pm 6$ DB ADJUSTMENTS (DOUBLING/HALVING WIPER SETTING)

The AD5251/AD5252 accommodate $\pm 6 \mathrm{~dB}$ adjustments of the RDAC wiper positions by shifting the register contents to leff/right for increment/decrement operations, respectively. Command 3 , Command 4, Command 8 , and Command 9 can be used to increment or decrement the wiper positions in 6 dB steps synchronously or asynchronously.

Incrementing the wiper position by +6 dB essentially doubles the RDAC register value, whereas decrementing the wiper position by -6 dB halves the register content. Internally, the AD5251/AD5252 use shift registers to shift the bits left and right to achieve $a \pm 6 \mathrm{~dB}$ increment or decrement. The maximum number of adjustments is nine and eight steps for incrementing from zero scale and decrementing from full scale, respectively. These functions are useful for various audio/video level adjustments, especially for white LED brightness settings in which human visual responses are more sensitive to large adjustments than to small adjustments.

## DIGITAL INPUT/OUTPUT CONFIGURATION

SDA is a digital input/output with an open-drain MOSFET that requires a pull-up resistor for proper communication. On the other hand, SCL and WP are digital inputs for which pull-up resistors are recommended to minimize the MOSFET cross-conduction current when the driving signals are lower than $\mathrm{V}_{\mathrm{DD}}$.

## THEORY OF OPERATION

SCL and $\overline{W P}$ have ESD protection diodes, as shown in Figure 35 and Figure 36 . $\overline{\mathrm{WP}}$ can be permanently tied to $\mathrm{V}_{\mathrm{DD}}$ without a pull-up resistor if the write-protect feature is not used. If WP is leff floating, an internal current source pulls it low to enable write protection. In applications in which the device is programmed infrequently, this allows the part to default to write-protection mode after any one-time factory programming or field calibration without using an on-board pull-down resistor. Because there are protection diodes on all inputs, the signal levels must not be greater than $V_{D D}$ to prevent forward biasing of the diodes.


Figure 35. SCL Digital Input


Figure 36. Equivalent WP Digital Input

## MULTIPLE DEVICES ON ONE BUS

The AD5251/AD5252 are equipped with two addressing pins, AD1 and AD0, that allow up to four AD5251/AD5252 devices to be operated on one $I^{2} C$ bus. To achieve this result, the states of AD1 and AD0 on each device must first be defined. An example is shown in Table 12 and Figure 37 . In $1^{2} \mathrm{C}$ programming, each device is issued a different slave address-01011(AD1)(ADO)-to complete the addressing.

## Table 12. Multiple Devices Addressing



Figure 37. Multiple AD5251/AD5252 Devices on a Single Bus

## TERMINAL VOLTAGE OPERATION RANGE

The AD5251/AD5252 are designed with internal ESD diodes for protection; these diodes also set the boundaries for the terminal operating voltages. Positive signals present on Terminal A, Terminal $B$, or Terminal $W$ that exceed $V_{D D}$ are clamped by the forwardbiased diode. Similarly, negative signals on Terminal A, Terminal B, or Terminal $W$ that are more negative than $V_{S S}$ are also clamped (see Figure 38). In practice, users should not operate $V_{A B}, V_{W A}$, and $V_{W B}$ to be higher than the voltage across $V_{D D}$ to $V_{S S}$, but $V_{A B}$, $V_{\text {WA }}$, and $V_{\text {WB }}$ have no polarity constraint.


Figure 38. Maximum Terminal Voltages Set by $V_{D D}$ and $V_{S S}$

## POWER-UP AND POWER-DOWN SEQUENCES

Because the ESD protection diodes limit the voltage compliance at Terminal A, Terminal B, and Terminal W (see Figure 38), it is important to power on $V_{D D} / V_{S S}$ before applying any voltage to these terminals. Otherwise, the diodes are forward biased such that $V_{D D} V_{S S}$ are powered unintentionally and may affect the user's circuit. Similarly, $\mathrm{V}_{\mathrm{DD}} N_{S S}$ should be powered down last. The ideal power-up sequence is in the following order: $G N D, V_{D D}, V_{S S}$, digital inputs, and $V_{A} V_{B} V_{W}$. The order of powering $V_{A}, V_{B}, V_{W}$, and the digital inputs is not important, as long as they are powered after $V_{D D} V_{S S}$.

## LAYOUT AND POWER SUPPLY BIASING

It is always a good practice to employ a compact, minimum leadlength layout design. The leads to the input should be as direct as possible, with a minimum conductor length. Ground paths should have low resistance and low inductance.

Similarly, it is also good practice to bypass the power supplies with quality capacitors. Low equivalent series resistance (ESR) $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum or electrolytic capacitors should be applied at the supplies to minimize any transient disturbance and filter low frequency ripple. Figure 39 illustrates the basic supply-bypassing configuration for the AD5251/AD5252.


Figure 39. Power Supply-Bypassing Configuration

## THEORY OF OPERATION

The ground pin of the AD5251/AD5252 is used primarily as a digital ground reference. To minimize the digital ground bounce, the AD5251/AD5252 ground terminal should be joined remotely to the common ground (see Figure 39).

## DIGITAL POTENTIOMETER OPERATION

The structure of the RDAC is designed to emulate the performance of a mechanical potentiometer. The RDAC contains a string of resistor segments with an array of analog switches that act as the wiper connection to the resistor array. The number of points is the resolution of the device. For example, the AD5251/AD5252 emulate $64 / 256$ connection points with $64 / 256$ equal resistance, $\mathrm{R}_{\mathrm{S}}$, allowing them to provide better than $1.5 \% / 0.4 \%$ resolution.

Figure 40 provides an equivalent diagram of the connections between the three terminals that make up one channel of the RDAC. Switches $\mathrm{SW}_{\mathrm{A}}$ and $\mathrm{SW}_{\mathrm{B}}$ are always on, but only one of switches SW(0) to $\mathrm{SW}\left(2^{\mathrm{N}-1}\right)$ can be on at a time (determined by the setting decoded from the data bit). Because the switches are nonideal, there is a $75 \Omega$ wiper resistance, $\mathrm{R}_{\mathrm{w}}$. Wiper resistance is a function of supply voltage and temperature: Lower supply voltages and higher temperatures result in higher wiper resistances. Consideration of wiper resistance dynamics is important in applications in which accurate prediction of output resistance is required.


Figure 40. Equivalent RDAC Structure

## PROGRAMMABLE RHEOSTAT OPERATION

If either the W-to-B or W-to-A terminal is used as a variable resistor, the unused terminal can be opened or shorted with W; such operation is called rheostat mode (see Figure 41). The resistance tolerance can range $\pm 20 \%$.


Figure 41. Rheostat Mode Configuration
The nominal resistance of the AD5251/AD5252 has 64/256 contact points accessed by the wiper terminal, plus the $B$ terminal contact. The 6-/8-bit data-word in the RDAC register is decoded to select one of the 64/256 settings. The wiper's first connection starts at the B terminal for Data $0 \times 00$. This B terminal connection has a
wiper contact resistance, $R_{W}$, of $75 \Omega$, regardless of the nominal resistance. The second connection (the AD5251 $10 \mathrm{k} \Omega$ part) is the first tap point where $R_{W B}=231 \Omega\left(R_{W B}=R_{A B} / 64+R_{W}=156 \Omega\right.$ $+75 \Omega$ ) for Data 0x01, and so on. Each LSB data value increase moves the wiper up the resistor ladder until the last tap point is reached at $R_{W B}=9893 \Omega$. See Figure 40 for a simplified diagram of the equivalent RDAC circuit.
The general equation that determines the digitally programmed output resistance between W and B is
$\mathrm{AD} 5251: R_{W B}(D)=(D / 64) \times R_{A B}+75 \quad \Omega$
$\mathrm{AD} 5252: R_{W B}(D)=(D / 256) \times R_{A B}+75 \quad \Omega$
where:
$D$ is the decimal equivalent of the data contained in the RDAC latch.
$R_{A B}$ is the nominal end-to-end resistance.


Figure 42. AD5251 $R_{W A}(D)$ and $R_{W B}(D)$ vs. Decimal Code
Since the digital potentiometer is not ideal, a $75 \Omega$ finite wiper resistance is present that can easily be seen when the device is programmed at zero scale. Because of the fine geometric and interconnects employed by the device, care should be taken to limit the current conduction between W and B to no more than $\pm 5 \mathrm{~mA}$ continuous for a total resistance of $1 \mathrm{k} \Omega$ or a pulse of $\pm 20$ mA to avoid degradation or possible destruction of the device. The maximum dc current for AD5251 and AD5252 are shown in Figure 21 and Figure 22, respectively.

Similar to the mechanical potentiometer, the resistance of the RDAC between Wiper W and Terminal A also produces a digitally controlled complementary resistance, Rwa. When these terminals are used, the $B$ terminal can be opened. The $R_{\text {WA }}$ starts at a maximum value and decreases as the data loaded into the latch increases in value (see Figure 42). The general equation for this operation is

AD5251: $R_{W A}(D)=[(64-D) / 64] \times R_{A B}+75 \Omega$
AD5252: $R_{W A}(D)=[(256-D) / 256] \times R_{A B}+75 \Omega$

## THEORY OF OPERATION

The typical distribution of $R_{A B}$ from channel-to-channel matches is about $\pm 0.15 \%$ within a given device. On the other hand, device-todevice matching is process-lot dependent with a $\pm 20 \%$ tolerance.

## PROGRAMMABLE POTENTIOMETER OPERATION

If all three terminals are used, the operation is called potentiometer mode (see Figure 43); the most common configuration is the voltage divider operation.


## Figure 43. Potentiometer Mode Configuration

If the wiper resistance is ignored, the transfer function is simply
AD5251: $V_{W}=\frac{D}{64} \times V_{A B}+V_{B}$
AD5252: $V_{W}=\frac{D}{256} \times V_{A B}+V_{B}$

A more accurate calculation that includes the wiper resistance effect is
$V_{W}(D)=\frac{\frac{D}{2^{N} R_{A B}+R_{W}}}{R_{A B}+2 R_{W}} V_{A}$
where $2^{N}$ is the number of steps.
Unlike in rheostat mode operation, where the tolerance is high, potentiometer mode operation yields an almost ratiometric function of $\mathrm{D} / 2^{\mathrm{N}}$ with a relatively small error contributed by the $\mathrm{R}_{\mathrm{w}}$ terms. Therefore, the tolerance effect is almost canceled. Similarly, the ratiometric adjustment also reduces the temperature coefficient effect to $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, except at low value codes where $\mathrm{R}_{\mathrm{W}}$ dominates.
Potentiometer mode operations include other applications, such as op amp input, feedback-resistor networks, and other voltage-scaling applications. The $A, W$, and $B$ terminals can, in fact, be input or output terminals, provided that $\left|\mathrm{V}_{\mathrm{A}}\right|,\left|\mathrm{V}_{\mathrm{W}}\right|$, and $\left|\mathrm{V}_{\mathrm{B}}\right|$ do not exceed $V_{D D}$ to $V_{S S}$.

## APPLICATIONS INFORMATION

## LCD PANEL $\mathrm{V}_{\text {сом }}$ ADJUSTMENT

Large LCD panels usually require an adjustable $\mathrm{V}_{\text {COM }}$ voltage centered around 6 V to 8 V with $\pm 1 \mathrm{~V}$ swing and small steps adjustment. This example represents common DAC applications where the window of adjustments is small and centered at any level. High voltage and high resolution DACs can be used, but it is far more cost-effective to use low voltage digital potentiometers with level shifting, such as the AD5251 or AD5252, to achieve the objective.
Assume a $\mathrm{V}_{\text {COM }}$ Voltage requirement of $6 \mathrm{~V} \pm 1 \mathrm{~V}$ with a $\pm 20 \mathrm{mV}$ step adjustment, as shown in Figure 44. The AD5252 can be configured in voltage divider mode with an op amp gain. With $\pm 20 \%$ tolerance accounted for by the AD5252, this circuit can still be adjusted from 5 V to 7 V with an 8 mV /step in the worst case.


Figure 44. Apply 5 V Digital Potentiometer AD5251 in a $6 \mathrm{~V} \pm 1$ V Application

## CURRENT-SENSING AMPLIFIER

The dual-channel, synchronous update, and channel-to-channel resistance matching characteristics make the AD5251/AD5252 suitable for current-sensing applications, such as LED brightness control. In the circuit shown in Figure 45, when RDAC1 and RDAC3 are programmed to the same settings, it can be shown that
$V_{o}=\frac{D}{2^{N}-D}\left(V_{2}-V_{1}\right)+V_{R E F}$
As a result, the current through a sense resistor connected between $V_{1}$ and $V_{2}$ can be determined.
The circuit can be programmed for use with systems that require different sensitivities. If the op amp has very low offset and low bias current, the major source of error comes from the digital potentiometer channel-to-channel resistance mismatch, which is typically $0.15 \%$. The circuit accuracy is about 9 bits, which is adequate for LED control and other general-purpose applications.


Figure 45. Current-Sensing Amplifier

## ADJUSTABLE HIGH POWER LED DRIVER

Figure 46 shows a circuit that can drive three or four high power LEDs. The ADP1610 is an adjustable boost regulator that provides adequate headroom and current for the LEDs. Because its FB pin voltage is 1.2 V , the digital potentiometer AD5252 and the op amp form an average gain of 12 feedback networks that servo the sensing and feedback voltages. As a result, the voltage across $\mathrm{R}_{\mathrm{SET}}$ is regulated around 0.1 V , depending on the AD5252's setting. An adjustable LED current is
$I_{L E D}=\frac{V_{R_{S E T}}}{R_{S E T}}$
$\mathrm{R}_{\text {SET }}$ should be small enough to conserve power, but large enough to limit the maximum LED current. R3 should be used in parallel with the AD5252 to limit the LED current to an achievable range.


Figure 46. High Power, Adjustable LED Driver

## OUTLINE DIMENSIONS



Figure 47. 14-Lead Thin Shrink Small Outline Package [TSSOP]
(RU-14)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model ${ }^{1,2}$ | Step | $\mathrm{R}_{\text {AB }}(\mathrm{k} \Omega)$ | Temperature Range | Package Description | Package Option | Ordering <br> Quantity |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AD5251BRUZ50 | 64 | 50 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 14-Lead TSSOP | RU-14 | 96 |
| AD5252BRUZ1 | 256 | 1 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 14-Lead TSSOP | RU-14 | 96 |
| AD5252BRUZ1-RL7 | 256 | 1 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 14-Lead TSSOP | RU-14 | 1,000 |
| AD5252BRUZ10 | 256 | 10 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 14-Lead TSSOP | RU-14 | 96 |
| AD5252BRUZ10-RL7 | 256 | 10 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 14-Lead TSSOP | RU-14 | 1,000 |
| AD5252BRUZ50 | 256 | 50 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 14-Lead TSSOP | RU-14 | 96 |
| AD5252BRUZ50-RL7 | 256 | 50 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 14-Lead TSSOP | RU-14 | 1,000 |
| AD5252BRUZ100 | 256 | 100 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 14-Lead TSSOP | RU-14 | 96 |
| AD5252BRUZ100-RL7 | 256 | 100 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 14-Lead TSSOP | RU-14 | 1,000 |

[^3]
## EVALUATION BOARDS

| Model $^{1}$ | Package Description |
| :--- | :--- |
| EVAL-AD5252SDZ | Evaluation Board |

1 The EVAL-AD5252SDZ can be used to evaluate the AD5251 and the AD5252.
${ }^{2} \mathrm{C}$ refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).


[^0]:    ${ }^{1}$ For quad-channel device software compatibility, the dual potentiometers in the parts are designated as RDAC1 and RDAC3.

[^1]:    1 The two most significant data bits of AD5251 are X . X is don't care

[^2]:    1 This command leaves the device in the EEMEM read power state, which consumes power. Issue the NOP command to return the device to its idle state.

[^3]:    1 In the package marking, Line 1 shows the part number. Line 2 shows the branding information, such that $\mathrm{B} 1=1 \mathrm{k} \Omega, \mathrm{B} 10=10 \mathrm{k} \Omega$, and so on. There is also a "\#" marking for the Pb-free part. Line 3 shows the date code in YYWW.
    ${ }^{2} Z=$ RoHS Compliant Part.

