

CY62167EV30 Automotive MoBL[®]

16-Mbit (1M × 16/2M × 8) Static RAM

Features

- TSOP I package configurable as 1M × 16 or 2M × 8 SRAM
- Very high speed: 45 ns
- Temperature ranges □ Automotive-A: -40 °C to +85 °C
- Wide voltage range: 2.20 V to 3.60 V
- Ultra-low standby power
 Typical standby current: 1.5 μA
 Maximum standby current: 12 μA
- Ultra-low active power
 Typical active current: 2.2 mA at f = 1 MHz
- Easy memory expansion with CE₁, CE₂, and OE Features
- Automatic power-down when deselected
- CMOS for optimum speed and power
- Offered in Pb-free 48-ball VFBGA and 48-pin TSOP I packages

Functional Description

The CY62167EV30 is a high-performance CMOS static RAM organized as 1M words by 16 bits or 2M words by 8 bits. This device features an advanced circuit design that provides an ultra low active current. Ultra low active current is ideal for providing


More Battery LifeTM (MoBL[®]) in portable applications such as cellular telephones. The device also has an automatic power down feature that reduces power consumption by 99 percent when addresses are not toggling. Place the device in standby mode when deselected (CE_1 HIGH or CE_2 LOW or both BHE and BLE are HIGH). The input and output pins (I/O₀ through I/O₁₅) are placed in a high-impedance state when: the device is deselected (CE_1 HIGH or CE_2 LOW), outputs are disabled (OE HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or a write operation is in progress (CE_1 LOW, CE_2 HIGH and WE LOW).

To write to the device, tak<u>e</u> Chip Enables (\overline{CE}_1 LOW and CE_2 <u>HIGH</u>) and Write Enable (\overline{WE}) input LOW. If Byte Low Enable (\overline{BLE}) is LOW, then data from I/O pins (I/O_0 through I/O₇) is written into the location specified on the address pins (A_0 through A_{19}). If Byte High Enable (\overline{BHE}) is LOW, then data from the I/O pins (I/O_8 through I/O_{15}) is written into the location specified on the address pins (A_0 through the address pins (A_0 through A_{19}).

To read from the device, take <u>Chip</u> Enables (\overline{CE}_1 LOW and CE_2 HIGH) and Output Enable (\overline{OE}) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appears on I/O₀ to I/O₇. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O₈ to I/O₁₅. See Truth Table on page 12 for a complete description of read and write modes.

For a complete list of related documentation, click here.

Logic Block Diagram



Cypress Semiconductor Corporation Document Number: 38-05446 Rev. *Q 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised August 2, 2018



Contents

Pin Configuration	3
Product Portfolio	
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	13
Ordering Code Definitions	
Package Diagrams	14
Acronyms	16
Document Conventions	16
Units of Measure	16
Document History Page	17
Sales, Solutions, and Legal Information	19
Worldwide Sales and Design Support	19
Products	19
PSoC® Solutions	19
Cypress Developer Community	19
Technical Support	19





Pin Configuration





Figure 2. 48-pin TSOP I Pinout (Top View) ^[2, 3]



Product Portfolio

							Р	ower Di	ssipatio	n	
Broduct	Product Range		V _{CC} Range (V)		Speed	Operating I _{CC} (mA)		4)	Standby I _{SB2} (µA)		
Floudel	Range			(ns)	f = 1 MHz		f = f _{max}				
		Min	Typ ^[4]	Мах		Typ ^[4]	Мах	Typ ^[4]	Мах	Typ ^[4]	Max
CY62167EV30LL	Automotive-A	2.2	3.0	3.6	45	2.2	4.0	25	30	1.5	12

Notes

1. Ball H6 for the VFBGA package can be used to upgrade to a 32M density.

NC pins are not connected on the die.

3. The BYTE pin in the 48-pin TSOP I package has to be tied to V_{CC} to use the device as a 1 M × 16 SRAM. The 48-pin TSOP I package can also be used as a 2 M × 8 SRAM by tying the BYTE signal to V_{SS}. In the 2 M × 8 configuration, Pin 45 is A20, while BHE, BLE, and I/O₈ to I/O₁₄ pins are not used.

4. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature65 °C to + 150 °C
Ambient temperature with power applied–55 °C to + 125 °C
Supply voltage to ground potential $^{[5,\ 6]}$ –0.3 V to 3.9 V (V $_{CC(max)}$ + 0.3 V)
DC voltage applied to outputs in High Z state $^{[5,\ 6]}$ 0.3 V to 3.9 V (V_{CC(max)} + 0.3 V)

DC input voltage $[5, 6]$ 0.3 V to 3.9 V (V _{CC(max)} + 0.	3 V)
Output current into outputs (LOW)20	mA
Static discharge voltage (MIL-STD-883, Method 3015)	01 V
Latch-up current>200	mΑ

Operating Range

Device	Range	Ambient Temperature	V_{CC} ^[7]
CY62167EV30LL	Automotive-A	–40 °C to +85 °C	2.2 V to 3.6 V

Electrical Characteristics

Over the Operating Range

Devenueter	Description	Test Candid	Toot Conditions			45 ns (Automotive-A)		
Parameter	Description	Test Conditions			Typ ^[8]	Max	Unit	
V _{OH}	Output HIGH voltage	2.2 <u>≤</u> V _{CC} <u>≤</u> 2.7	I _{OH} = –0.1 mA	2.0	-	-	V	
		2.7 <u><</u> V _{CC} <u><</u> 3.6	I _{OH} = –1.0 mA	2.4	-	-	V	
V _{OL}	Output LOW voltage	2.2 <u><</u> V _{CC} <u><</u> 2.7	I _{OL} = 0.1 mA	-	-	0.4	V	
		2.7 <u><</u> V _{CC} <u><</u> 3.6	I _{OL} = 2.1 mA	_	-	0.4	V	
V _{IH}	Input HIGH voltage	2.2 <u><</u> V _{CC} <u><</u> 2.7		1.8	-	V _{CC} + 0.3	V	
		2.7 <u><</u> V _{CC} <u><</u> 3.6		2.2	-	V _{CC} + 0.3	V	
V _{IL}	Input LOW voltage	2.2 <u><</u> V _{CC} <u><</u> 2.7		-0.3	-	0.6	V	
		2.7 <u><</u> V _{CC} <u><</u> 3.6	For VFBGA package	-0.3	-	0.8	V	
			For TSOP I package	-0.3	-	0.7 ^[9]	V	
I _{IX}	Input leakage current	GND <u><</u> V _I <u><</u> V _{CC}		-1	_	+1	μA	
I _{OZ}	Output leakage current	GND <u><</u> V _O <u><</u> V _{CC} , Output disa	bled	-1	-	+1	μA	
I _{CC}	V _{CC} operating supply current	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CC(max)}$	_	25	30	mA	
		f = 1 MHz	I _{OUT} = 0 mÀ CMOS levels	_	2.2	4.0	mA	
I _{SB1} ^[10]	Automatic power down current – CMOS inputs			_	1.5	12	μA	
		or (\overline{BHE} and \overline{BLE}) $\geq V_{CC} - 0.2$	<u>2</u> V,					
		$V_{IN} \ge V_{CC} - 0.2 \text{ V}, V_{IN} \le 0.2 \text{ V}$ f = f _{max} (address and data onl						
		f = 0 (\overline{OE} , and \overline{WE}), V _{CC} = V _C	C(max)					
I _{SB2} ^[10]	Automatic power down current – CMOS inputs		V _{CC} = V _{CC(max)} Temperature = 25 °C	-	1.5	3.0 ^[11]	μA	
		$(\overline{BHE} \text{ and } \overline{BLE}) \ge V_{CC} - 0.2 \text{ V},$	V _{CC} = 3.0 V, Temperature = 40 °C	-	-	3.5 ^[11]		
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or}$ $V_{IN} \le 0.2 \text{ V, } f = 0$	V _{CC} = V _{CC(max)} Temperature = 85 °C	-	-	12		

Notes

Notes
5. V_{IL(min)} = -2.0 V for pulse durations less than 20 ns.
6. V_{II-(max)} = V_{CC} + 0.75 V for pulse durations less than 20 ns.
7. Full Device AC operation assumes a 100-µs ramp time from 0 to V_{CC(min)} and 200-µs wait time after V_{CC} stabilization.
8. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
9. Under DC conditions the device meters a V_{IL} of 0.8 V. However, in dynamic conditions Input LOW Voltage applied to the device must not be higher than 0.7 V. This is an explicit to the device must not be higher than 0.7 V. This is a statistical to the device must not be higher than 0.7 V. This is a statistical to the device must not be higher than 0.7 V. This is a statistical to the device must not be higher than 0.7 V. This is a statistical to the device must not be higher than 0.7 V. This is a statistical to the device must not be higher than 0.7 V. This is a statistical to the device must not be higher than 0.7 V. This is a statistical to the device must not be higher than 0.7 V. This is a statistical to the device must not be higher than 0.7 V. This is a statistical to the device must not be higher than 0.7 V. This is a statistical to the device must not be higher than 0.7 V. This is a statistical to the device must not be higher to the applicable to the TSOP I package only.

10. Chip enables (\overline{CE}_1 and \overline{CE}_2), byte enables (\overline{BHE} and \overline{BLE}) and \overline{BYTE} must be tied to CMOS levels to meet the I_{SB1}/I_{SB2} / I_{CCDR} spec. Other inputs can be left floating 11. This parameter is guaranteed by design.

Document Number: 38-05446 Rev. *Q



Capacitance

Parameter ^[12]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C _{OUT}	Output capacitance		10	pF

Thermal Resistance

Parameter ^[12]	Description	Test Conditions	48-ball VFBGA	48-pin TSOP I	Unit
Θ_{JA}		Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	55	60	°C/W
Θ ^{JC}	Thermal resistance (junction to case)		16	4.3	°C/W

AC Test Loads and Waveforms





Figure 3. AC Test Loads and Waveforms



V

Equivalent to: THÉVENIN EQUIVALENT

Parameters	2.2 V to 2.7 V	2.7 V to 3.6 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R _{TH}	8000	645	Ω
V _{TH}	1.20	1.75	V

12. Tested initially and after any design or process changes that may affect these parameters.




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditi	ons		Min	Typ ^[13]	Max	Unit
V _{DR}	V _{CC} for data retention				1.5	-	Ι	V
I _{CCDR} ^[14]		$V_{CC} = 1.5 \text{ V to } 3.0 \text{ V},$ $\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V or } CE_2 \le 0.2 \text{ V}$ or (BHE and BLE) $\ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	Automotive-A	All packages	-	_	10	μΑ
t _{CDR} ^[15]	Chip deselect to data retention time				0	-	_	-
t _R ^[16]	Operation recovery time				45	-	Ι	ns

Data Retention Waveform



Notes

- 13. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ)}$, $T_A = 25$ °C. 14. Chip enables (\overline{CE}_1 and CE_2), byte enables (\overline{BHE} and \overline{BLE}) and \overline{BYTE} must be tied to CMOS levels to meet the $I_{SB1} / I_{SB2} / I_{CCDR}$ spec. Other inputs can be left floating. 15. Tested initially and after any design or process changes that may affect these parameters.
- 16. Full device operation requires linear V_{CC} ramp from V_{DF} to V_{CC(min)} \geq 100 µs or stable at V_{CC(min)} \geq 100 µs. 17. BHE BLE is the AND of both BHE and BLE. Deselect the chip by either disabling the chip enable signals or by disabling both BHE and BLE.



Switching Characteristics

Read CycleMinMax k_{RC} Read cycle time45- k_{AA} Address to data valid-45 t_{OHA} Data hold from address change10- t_{ACE} $C\overline{E}_1$ LOW and CE_2 HIGH to data valid-45 t_{ODE} $O\overline{E}$ LOW to data valid-45 t_{DOE} $O\overline{E}$ LOW to tow $Z^{[20]}$ 5- t_{4ZOE} $O\overline{E}$ LOW to Low $Z^{[20]}$ -18 t_{LZOE} $C\overline{E}_1$ LOW and CE_2 HIGH to Low $Z^{[20]}$ 10- t_{4ZCE} $C\overline{E}_1$ LOW and CE_2 HIGH to power-up0- t_{VZCE} $C\overline{E}_1$ HIGH and CE_2 LOW to power-up0- t_{DDE} $DEL / BHE LOW$ to data valid-45 t_{DDE} $BLE / BHE LOW$ to low $Z^{[20]}$ 10- t_{4ZBE} $BLE / BHE LOW$ to Low $Z^{[20]}$ 10- t_{4ZBE} $BLE / BHE LOW$ to Low $Z^{[20]}$ 10- t_{4ZBE} $BLE / BHE LOW$ to Low $Z^{[20]}$ 10- t_{4ZBE} $BLE / BHE HIGH to High Z^{[20, 21]}-18Write Cycle [22, 23]-18-t_{WC}Write cycle time45-t_{AW}Address setup to write end35-t_{AW}Address setup to write end35-t_{AW}Address setup to write end35-t_{AW}BLE / BHE LOW to write end35-t_{AW}BLE / BHE LOW to write end35-$	Parameter ^[18, 19]	Description	45 ns (Aut	Unit	
h_{CC} Read cycle time45- t_{AA} Address to data valid-45 t_{OHA} Data hold from address change10- t_{ACE} \overline{CE}_1 LOW and CE_2 HIGH to data valid-45 t_{DOE} \overline{OE} LOW to data valid-22 t_{LOE} \overline{OE} LOW to Low Z [²⁰]5- t_{LOE} \overline{OE} HIGH to High Z [^{20, 21}]-18 t_{LZCE} \overline{CE}_1 LOW and CE_2 HIGH to Low Z [²⁰]10- t_{LZCE} \overline{CE}_1 LOW and CE_2 HIGH to power-up0- t_{PD} \overline{CE}_1 HIGH and CE_2 LOW to High Z [^{20, 21}]-18 t_{PD} \overline{CE}_1 HIGH and CE_2 LOW to power-up0- t_{ED} \overline{CE}_1 HIGH and CE_2 LOW to power-up0- t_{DBE} BLE / BHE LOW to data valid-45 t_{LZBE} BLE / BHE LOW to Low Z [²⁰]10- t_{LZBE} BLE / BHE HIGH to High Z [^{20, 21}]-10 t_{LZBE} BLE / BHE HIGH to High Z [^{20, 21}]-10 t_{LZBE} BLE / BHE HIGH to write end35- t_{WC} Write cycle time45- t_{SC} \overline{CE}_1 LOW and CE_2 HIGH to write end35- t_{WK} Address setup to write end35- t_{WK} Mderss setup to write end35- t_{SM} Address setup to write end35- t_{MW} BLE / BHE LOW to write end35- t	arameter 100, 101	Description		Max	Unit
IncAddress to data valid-45 t_{AA} Data hold from address change10- t_{ACE} \overline{CE}_1 LOW and CE_2 HIGH to data valid-45 t_{DOE} \overline{OE} LOW to data valid-22 t_{ZOE} \overline{OE} LOW to Low Z [20]5- t_{ACE} \overline{CE}_1 LOW and CE_2 HIGH to Low Z [20]10- t_{ACE} \overline{CE}_1 LOW and CE_2 HIGH to Low Z [20]10- t_{ACE} \overline{CE}_1 LOW and CE_2 LOW to High Z [20, 21]-18 t_{UCE} \overline{CE}_1 LOW and CE_2 LOW to power-up0- t_{PD} \overline{CE}_1 HIGH and CE_2 LOW to power-up0- t_{BE} BLE / BHE LOW to data valid-45 t_{LZBE} BLE / BHE LOW to data valid-18Write Cycle [22, 23]10 t_{AZBE} BLE / BHE HIGH to High Z [20, 21]-18Write Cycle [22, 23]10 t_{AZBE} BLE / BHE HIGH to Wite 20, 21]-18Write Cycle [22, 23]-18-18Write Cycle Ize-18 t_{AZBE} \overline{CE}_1 LOW and CE_2 HIGH to write end35- t_{WC} Write cycle time45 t_{SGE} \overline{CE}_1 LOW and CE_2 HIGH to write end35- t_{WC} Write cycle time35 $t_{Address setup to write end$ 35 t_{MA} Address setup	Read Cycle				
YMData hold from address change10 t_{OHA} Data hold from address change10- t_{ACE} $\overline{CE}_1 LOW$ and CE_2 HIGH to data valid-45 t_{DOE} \overline{OE} LOW to data valid-22 t_{LZOE} \overline{OE} LOW to Low Z [^{20]} 5- t_{LZOE} \overline{OE} HIGH to High Z [^{20, 21]} -118 t_{LZCE} \overline{CE}_1 LOW and CE_2 HIGH to Low Z [^{20]} 10- t_{LZCE} \overline{CE}_1 HIGH and CE_2 LOW to High Z [^{20, 21]} -18 t_{PU} \overline{CE}_1 LOW and CE_2 HIGH to power-up0- t_{PD} \overline{CE}_1 HIGH and CE_2 LOW to power-down-455 t_{DBE} BLE / BHE LOW to data valid-455 t_{LZBE} BLE / BHE LOW to Low Z [^{20]} 10- t_{HZBE} BLE / BHE HIGH to High Z [^{20, 21]} -18Write Cycle [^{22, 23]} 10 t_{MX} Address setup to Low Z [^{20]} 10- t_{MX} Address setup to write end35- t_{AW} Address setup to write end35- t_{MA} Address setup to write end35- t_{MW} BLE / BHE LOW to write end35- t_{MW} Address setup to write end35- t_{MW} BLE / BHE LOW to write end35- t_{MA} Address setup to write end35- t_{MA} BLE / BHE LOW to write end35- t_{MW} BLE / BHE LOW t	RC	Read cycle time	45	-	ns
Acce \overline{CE}_1 LOW and CE_2 HIGH to data valid-45 t_{ACE} \overline{OE} LOW to data valid-22 t_{LOE} \overline{OE} LOW to Low Z [^{20]} 5- t_{LOE} \overline{OE} LOW to Low Z [^{20]} -18 t_{LOE} \overline{CE}_1 LOW and CE_2 HIGH to Low Z [^{20]} 10- t_{LCE} \overline{CE}_1 LOW and CE_2 HIGH to Low Z [^{20]} 10- t_{LCE} \overline{CE}_1 LOW and CE_2 LIGH to power-up0- t_{PD} \overline{CE}_1 LOW and CE_2 LIGH to power-up0- t_{PD} \overline{CE}_1 HIGH and CE_2 LOW to power-down-45 t_{DBE} BLE / BHE LOW to data valid-45 t_{LZBE} BLE / BHE LOW to Low Z [^{20]} 10- t_{HZBE} BLE / BHE HIGH to High Z [^{20, 21]} -18Write Cycle [^{22, 23]} T-18Write Cycle [^{22, 23]} T-18 t_{MW} Address setup to write end35- t_{AW} Address setup to write end35- t_{AW} Address setup to write end35- t_{WE} \overline{WE} pulse width35- t_{SD} Data setup to write end35- t_{HD} Data hold from write end25- t_{HD} Data hold from write end0-	AA	Address to data valid	-	45	ns
t_{ACE} \overline{CE}_1 LOW and CE_2 HIGH to data valid-45 t_{DOE} \overline{OE} LOW to data valid-22 t_{LOE} \overline{OE} LOW to Low Z [^{20]} 5- t_{4ZOE} \overline{OE} HIGH to High Z [^{20, 21]} -18 t_{LCE} \overline{CE}_1 LOW and CE_2 HIGH to Low Z [^{20]} 10- t_{4ZCE} \overline{CE}_1 HIGH and CE_2 LOW to High Z [^{20, 21]} -18 t_{PU} \overline{CE}_1 LOW and CE_2 HIGH to power-up0- t_{PD} \overline{CE}_1 HIGH and CE_2 LOW to power-down-45 t_{DE} $BLE / BHE LOW$ to data valid-45 t_{LZBE} $BLE / BHE LOW to Low Z [20]10-t_{HZBE}BLE / BHE HIGH to High Z [20, 21]-18Write Cycle [122, 23]10t_{MC}Write cycle time45-t_{SCE}\overline{CE}_1 LOW and CE_2 HIGH to write end35-t_{WA}Address setup to write end35-t_{MA}Address setup to write end35-t_{FA}Address setup to write end35-t_{FA}\overline{BE} / \overline{BHE} LOW to write end35-t_{FA}\overline{BE} / BHE LOW to write end35-t_{FA}\overline{Address} setup to write end35-t_{FA}\overline{BE} / \overline{BHE} LOW to write end35-t_{FM}\overline{BE} / \overline{BHE} LOW to write end35-t_{FM}\overline{BE} / \overline{BHE} LOW to write end35-$	OHA	Data hold from address change	10	-	ns
Lock t_{LZOE} DE LOW to Low Z [20]5- t_{HZOE} DE HIGH to High Z [20, 21]-18 t_{LZCE} CE 1 LOW and CE2 HIGH to Low Z [20]10- t_{HZCE} CE 1 HIGH and CE2 LOW to High Z [20, 21]-18 t_{PU} CE 1 LOW and CE2 HIGH to power-up0- t_{PD} CE 1 HIGH and CE2 LOW to power-down-45 t_{DE} BLE / BHE LOW to data valid-45 t_{LZBE} BLE / BHE LOW to low Z [20]10- t_{LZBE} BLE / BHE HIGH to High Z [20, 21]10- t_{HZBE} BLE / BHE HIGH to High Z [20, 21]-18Write Cycle [22, 23]T-18 t_{Write} Cycle time45- t_{AM} Address setup to write end35- t_{AM} Address setup to write end0- t_{PWE} WE pulse width35- t_{BW} BLE / BHE LOW to write end35- t_{BD} Data setup to write end35- t_{HD} Data hold from write end0- t_{BD} Data hold from write end0-		\overline{CE}_1 LOW and CE_2 HIGH to data valid	-	45	ns
LDCL \overrightarrow{OE} HIGH to High Z [^{20, 21}]-18 t_{LZCE} \overrightarrow{CE}_1 LOW and CE_2 HIGH to Low Z [²⁰]10- t_{LZCE} \overrightarrow{CE}_1 HIGH and CE_2 LOW to High Z [^{20, 21}]-18 t_{PU} \overrightarrow{CE}_1 LOW and CE_2 HIGH to power-up0- t_{PD} \overrightarrow{CE}_1 HIGH and CE_2 LOW to power-down-45 t_{DBE} $BLE / BHE LOW$ to data valid-45 t_{LZBE} $BEE / BHE LOW$ to Low Z [²⁰]10- t_{HZBE} $BLE / BHE HIGH to High Z [20, 21]-18Write Cycle [22, 23]-18-t_{WC}Write cycle time45-t_{SCE}\overrightarrow{CE}_1 LOW and CE_2 HIGH to write end35-t_{AW}Address setup to write end35-t_{HA}Address setup to write end35-t_{WE}WE pulse width35-t_{WW}BLE / BHE LOW to write end35-t_{BW}BLE / BHE LOW to write end35-t_{HA}Address setup to write start0-t_{SD}Data setup to write end35-t_{BD}DLE / BHE LOW to write end35-t_{BD}Data hold from write end25-t_{DD}Data hold from write end0-$	DOE	OE LOW to data valid	-	22	ns
Lace $\overline{CE_1}$ LOW and $\overline{CE_2}$ HIGH to Low Z [20]10- t_{LZCE} $\overline{CE_1}$ HIGH and CE_2 LOW to High Z [20, 21]-18 t_{PU} $\overline{CE_1}$ LOW and CE_2 HIGH to power-up0- t_{PD} $\overline{CE_1}$ HIGH and CE_2 LOW to power-down-45 t_{DBE} BLE / BHE LOW to data valid-45 t_{LZBE} BLE / BHE LOW to Low Z [20]10- t_{HZBE} BLE / BHE HIGH to High Z [20, 21]-18Write Cycle [22, 23]T-18 t_{WC} Write cycle time45- t_{SCE} $\overline{CE_1}$ LOW and CE_2 HIGH to write end35- t_{AW} Address setup to write end35- t_{AW} Address setup to write end0- t_{SA} Address setup to write start0- t_{WE} WE pulse width35- t_{WW} $BLE / BHE LOW to write end35-t_{HA}Address setup to write end35-t_{HA}Address setup to write end35-t_{BW}BLE / BHE LOW to write end35-t_{BW}BLE / BHE LOW to write end35-t_{BW}BLE / BHE LOW to write end35-t_{DD}Data setup to write end25-t_{DD}Data hold from write end0-$	LZOE	OE LOW to Low Z ^[20]	5	_	ns
Label thrace \overline{CE}_1 HIGH and \overline{CE}_2 LOW to High Z $^{[20, 21]}$ -18 t_{PU} \overline{CE}_1 LOW and \overline{CE}_2 HIGH to power-up0- t_{PD} \overline{CE}_1 HIGH and \overline{CE}_2 LOW to power-down-45 t_{DBE} BLE / BHE LOW to data valid-45 t_{LZBE} BLE / BHE LOW to Low Z $^{[20]}$ 10- t_{LZBE} BLE / BHE HIGH to High Z $^{[20, 21]}$ -18Write Cycle $^{[22, 23]}$ -18 t_{SCE} \overline{CE}_1 LOW and \overline{CE}_2 HIGH to write end35- t_{AW} Address setup to write end35- t_{AW} Address setup to write end0- t_{SA} Address setup to write start0- t_{WC} \overline{WE} pulse width35- t_{BW} $\overline{BLE} / \overline{BHE}$ LOW to write end35- t_{HA} Address setup to write end35- t_{HA} \overline{DE} pulse width35- t_{BW} $\overline{BLE} / \overline{BHE}$ LOW to write end35- t_{BW} $\overline{BLE} / \overline{BHE}$ LOW to write end35- t_{BD} Data setup to write end35- t_{HD} Data hold from write end0-	HZOE	OE HIGH to High Z ^[20, 21]	_	18	ns
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	LZCE		10	_	ns
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	HZCE	$\overline{\text{CE}}_1$ HIGH and CE_2 LOW to High Z ^[20, 21]	_	18	ns
toImage: bit of the bit of th	PU	CE ₁ LOW and CE ₂ HIGH to power-up	0	_	ns
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	PD	CE ₁ HIGH and CE ₂ LOW to power-down	_	45	ns
LDLBLE / BHE HIGH to High Z [20, 21]-18Write Cycle [22, 23]45-twCWrite cycle time45-tSCE $\overline{CE_1}$ LOW and CE_2 HIGH to write end35-t_AWAddress setup to write end35-t_AWAddress setup to write end0-t_AAAddress setup to write start0-t_BAAddress setup to write start0-t_PWEWE pulse width35-t_BWBLE / BHE LOW to write end35-t_BDData setup to write end25-t_HDData hold from write end0-	DBE	BLE / BHE LOW to data valid	_	45	ns
Write Cycle $[22, 23]$ t_{WC} Write cycle time45 t_{SCE} \overline{CE}_1 LOW and CE_2 HIGH to write end35 t_{AW} Address setup to write end35 t_{AW} Address setup to write end0 t_{HA} Address hold from write end0 t_{SA} Address setup to write start0 t_{PWE} \overline{WE} pulse width35 t_{BW} \overline{BLE} / \overline{BHE} LOW to write end35 t_{SD} Data setup to write end25 t_{HD} Data hold from write end0	LZBE	BLE / BHE LOW to Low Z ^[20]	10	_	ns
t_{WC} Write cycle time45- t_{SCE} $\overline{CE}_1 LOW$ and $CE_2 HIGH$ to write end35- t_{AW} Address setup to write end35- t_{HA} Address hold from write end0- t_{SA} Address setup to write start0- t_{PWE} \overline{WE} pulse width35- t_{BW} $\overline{BLE} / \overline{BHE} LOW$ to write end35- t_{SD} Data setup to write end25- t_{HD} Data hold from write end0-			_	18	ns
tsce \overline{CE}_1 LOW and \overline{CE}_2 HIGH to write end35- t_{AW} Address setup to write end35- t_{HA} Address hold from write end0- t_{SA} Address setup to write start0- t_{PWE} \overline{WE} pulse width35- t_{BW} \overline{BLE} / \overline{BHE} LOW to write end35- t_{SD} Data setup to write end25- t_{HD} Data hold from write end0-	Vrite Cycle ^{[22, 23}]	•		
t_{AW} Address setup to write end35- t_{HA} Address hold from write end0- t_{SA} Address setup to write start0- t_{PWE} \overline{WE} pulse width35- t_{BW} \overline{BLE} / \overline{BHE} LOW to write end35- t_{SD} Data setup to write end25- t_{HD} Data hold from write end0-	WC	Write cycle time	45	_	ns
tmAddress hold from write end0- t_{HA} Address hold from write end0- t_{SA} Address setup to write start0- t_{PWE} \overline{WE} pulse width35- t_{BW} \overline{BLE} / \overline{BHE} LOW to write end35- t_{SD} Data setup to write end25- t_{HD} Data hold from write end0-	SCE	CE ₁ LOW and CE ₂ HIGH to write end	35	_	ns
INT0 t_{SA} Address setup to write start0 t_{PWE} WE pulse width35 t_{BW} $BLE / BHE LOW$ to write end35 t_{SD} Data setup to write end25 t_{HD} Data hold from write end0	AW	Address setup to write end	35	_	ns
t_{PWE} \overline{WE} pulse width 35 $ t_{BW}$ \overline{BLE} / \overline{BHE} LOW to write end 35 $ t_{SD}$ Data setup to write end 25 $ t_{HD}$ Data hold from write end 0 $-$	HA	Address hold from write end	0	_	ns
t_{BW} $BLE / BHE LOW$ to write end 35 $ t_{SD}$ Data setup to write end 25 $ t_{HD}$ Data hold from write end 0 $-$	SA	Address setup to write start	0	_	ns
t _{SD} Data setup to write end 25 - t _{HD} Data hold from write end 0 -	PWE	WE pulse width	35	_	ns
t _{HD} Data hold from write end 0 -	BW	BLE / BHE LOW to write end	35	-	ns
	SD	Data setup to write end	25	_	ns
	HD	Data hold from write end	0	_	ns
$ t_{HZWE}$ WE LOW to High Z [20, 21] – 18	HZWE	WE LOW to High Z ^[20, 21]	_	18	ns
t _{LZWE} WE HIGH to Low Z ^[20] 10 –		WE HIGH to Low Z ^[20]	10	_	ns

Notes

- 18. Test conditions for all parameters other than tristate parameters assume signal transition time of 1 V/ns, timing reference levels of V_{CC(typ)}/2, input pulse levels of 0 to V_{CC(typ)}, and output loading of the specified I_{OL}/I_{OH} as shown in Figure 3 on page 5.
 19. In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the byte enable and/or chip enable signals as described in the application notes AN13842 and AN66311. However, the issue has been fixed and is in production now, and hence, these application notes are no longer applicable. They are available for download on our website as they contain information on the date code of the parts, beyond which the fix has been in production.
 20. At any temperature and uptage and uptage and the uptage is a strain of the parts.

20. At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZCE}, t_{HZDE} is less than t_{LZCE}, and t_{HZWE} is less than t_{LZWE} for any device.
 21. t_{HZCE}, t_{HZDE}, t_{HZCE}, t_{HZEE}, and t_{HZWE} transitions are measured when the outputs enter a high-impedance state.
 22. The internal write time of the memory is defined by the overlap of WE, CE₁ = V_{IL}, BHE or BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
 23. The minimum pulse width for Write Cycle No. 3 (WE Controlled, OE LOW) should be equal to the sum of tsD and t_{HZWE}.



Switching Waveforms

Figure 5. Read Cycle No. 1 (Address Transition Controlled) $^{\left[24,\ 25
ight]}$





Figure 6. Read Cycle No. 2 (OE Controlled) ^[25, 26]



Notes

24. The device is continuously selected. \overline{OE} , $\overline{CE}_1 = V_{IL}$, \overline{BHE} , \overline{BLE} or both = V_{IL} , and $CE_2 = V_{IH}$.

25. WE is HIGH for read cycle.

26. Address valid before or similar to \overline{CE}_1 , \overline{BHE} , \overline{BLE} transition LOW and CE_2 transition HIGH.



Switching Waveforms (continued)




Figure 7. Write Cycle No. 1 (WE Controlled) ^[27, 28, 29]


Notes

- 27. The internal write time of the memory is defined by the overlap of WE, CE₁ = V_{IL}, BHE or BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write. 28. Data I/O is high impedance if $\overline{OE} = V_{IH}$.
- 29. If \overline{CE}_1 goes HIGH and CE_2 goes LOW simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high-impedance state.

30. During this period the I/Os are in output state. Do not apply input signals.



Switching Waveforms (continued)




Notes

31. The internal write time of the memory is defined by the overlap of \overline{WE} , $\overline{CE}_1 = V_{IL}$, \overline{BHE} or \overline{BLE} or both = V_{IL} , and $CE_2 = V_{IH}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write. 32. If \overline{CE}_1 goes HIGH and CE_2 goes LOW simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high-impedance state.

33. During this period the I/Os are in output state. Do not apply input signals.



Switching Waveforms (continued)



Notes

34. If \overline{CE}_1 goes HIGH and CE_2 goes LOW simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high-impedance state. 35. During this period the I/Os are in output state. Do not apply input signals.



Truth Table

CE ₁	CE ₂	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	X ^[36]	Х	Х	X ^[36]	X ^[36]	High Z	Deselect/Power-down	Standby (I _{SB})
X ^[36]	L	Х	Х	X ^[36]	X ^[36]	High Z	Deselect/Power-down	Standby (I _{SB})
X ^[36]	X ^[36]	Х	Х	Н	Н	High Z	Deselect/Power-down	Standby (I _{SB})
L	Н	Н	L	L	L	Data Out (I/O ₀ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Η	L	Н	L	Data Out (I/O ₀ –I/O ₇); High Z (I/O ₈ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Η	L	L	Н	High Z (I/O ₀ –I/O ₇); Data Out (I/O ₈ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	Н	L	Н	High Z	Output disabled	Active (I _{CC})
L	Н	Н	Н	Н	L	High Z	Output disabled	Active (I _{CC})
L	Н	Н	Н	L	L	High Z	Output disabled	Active (I _{CC})
L	Н	L	Х	L	L	Data In (I/O ₀ –I/O ₁₅)	Write	Active (I _{CC})
L	Н	L	Х	Н	L	Data In (I/O ₀ –I/O ₇); High Z (I/O ₈ –I/O ₁₅)	Write	Active (I _{CC})
L	Н	L	Х	L	Н	High Z (I/O ₀ –I/O ₇); Data In (I/O ₈ –I/O ₁₅)	Write	Active (I _{CC})


Note 36. The 'X' (Don't care) state for the chip enables and Byte enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.



Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62167EV30LL-45BVXA		48-ball VFBGA (6 × 8 × 1 mm) (Pb-free), Package Code: BZ48	Automotive-A
	CY62167EV30LL-45ZXA	51-85183	48-pin TSOP I (Pb-free)	


Ordering Code Definitions






Package Diagrams

Figure 11. 48-ball VFBGA (6 × 8 × 1.0 mm) Package Outline, 51-85150






NOTE:


PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 *H



Package Diagrams (continued)





SYMBOL	DIMENSIONS				
STMBOL	MIN.	NOM.	MAX.		
A	_	_	1.20		
A1	0.05	—	0.15		
A2	0.95	1.00	1.05		
b1	0.17	0.20	0.23		
b	0.17	0.22	0.27		
c1	0.10	_	0.16		
с	0.10		0.21		
D	20.00 BASIC				
D1	18.40 BASIC				
E	12.00 BASIC				
е	0.50 BASIC				
L	0.50	0.60	0.70		
θ	0°	—	8		
R	0.08	_	0.20		
N		48			

NOTES:

- DIMENSIONS ARE IN MILLIMETERS (mm).
- 2. PIN 1 IDENTIFIER FOR STANDARD PIN OUT (DIE UP).
- A PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN): INK OR LASER MARK.
- A TO BE DETERMINED AT THE SEATING PLANE C. . THE SEATING PLANE IS DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.
- DIMENSIONS D1 AND E D0 NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION ON E IS 0.15mm PER SIDE AND ON D1 IS 0.25mm PER SIDE.
- IMMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR

 PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF b DIMENSION AT MAX.

 MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON LOWER RADIUS OR

 THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD

 TO BE 0.07mm .
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- <u>LEAD COPLANARITY SHALL BE WITHIN 0.10mm AS MEASURED FROM THE SEATING PLANE.</u>
- DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.
- 10. JEDEC SPECIFICATION NO. REF: MO-142(D)DD.

51-85183 *F



Acronyms

Acronym	Description
BHE	byte high enable
BLE	byte low enable
CE	chip enable
CMOS	complementary metal oxide semiconductor
I/O	input/output
OE	output enable
SRAM	static random access memory
TSOP	thin small outline package
VFBGA	very fine-pitch ball grid array
WE	write enable

Document Conventions

Units of Measure

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μA	microampere			
μS	microsecond			
mA	milliampere			
mm	millimeter			
ns	nanosecond			
Ω	ohm			
%	percent			
pF	picofarad			
V	volt			
W	watt			



Document History Page

Socumen	t Number: 38		Submission	
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	202600	AJU	01/23/2004	New data sheet.
*A	463674	NXR	See ECN	Changed status from Advance Information to Preliminary Removed 'L' bin and 35 ns speed bin from product offering Modified Data sheet to include x8 configurability. Changed ball E3 in FBGA pinout from DNU to NC Changed the I _{SB2(Typ)} value from 1.3 μ A to 1.5 μ A Changed the I _{CC(Max}) value from 40 mA to 25 mA Changed Vcc stabilization time in footnote #9 from 100 μ s to 200 μ s Changed the AC Test Load Capacitance value from 50 pF to 30 pF Corrected typo in Data Retention Characteristics (tR) from 100 μ s to tRC ns Changed t _{LZCE} , t _{LZBE} , and t _{LZWE} from 6 ns to 10 ns Changed t _{LZOE} from 3 ns to 5 ns. Changed t _{LZCE} , t _{HZCE} , t _{HZBE} , and t _{LZWE} from 15 ns to 18 ns Changed t _{SCE} , t _{AW} , and t _{BW} from 40 ns to 35 ns Changed t _{SD} from 20 ns to 25 ns Updated 48-ball FBGA Package Information. Updated the Ordering Information table
*B	469169	NSI	See ECN	Minor Change: Moved to external web
*C	1130323	VKN	See ECN	Changed status from Preliminary to Final. Changed I _{CC} max spec from 2.8 mA to 4.0 mA for f = 1MHz Changed I _{CC} typ spec from 22 mA to 25 mA for f = f _{max} Changed I _{CC} max spec from 25 mA to 30 mA for f = f _{max} Added V _{IL} spec for TSOP I package and footnote# 9 Added footnote# 10 related to I _{SB2} and I _{CCDR} Changed I _{SB1} and I _{SB2} spec from 8.5 μ A to 12 μ A Changed I _{CCDR} spec from 8 μ A to 10 μ A Added footnote# 15 related to AC timing parameters
*D	1323984	VKN / AESA	See ECN	Modified I _{CCDR} spec for TSOP I package Added 48-ball VFBGA (6 × 7 × 1mm) package Added footnote# 1 related to VFBGA (6 × 7 × 1mm) package Updated Ordering Information table
*E	2678799	VKN / PYRS	03/25/2009	Added Automotive-A information
*F	2720234	VKN / AESA	06/17/2009	Included -45BVXA part in the Ordering information table
*G	2880574	VKN	02/18/2010	Modified I _{CCDR} spec from 8 μA to 10 μA for Auto-A grade. Added Contents. Updated all package diagrams. Updated links in Sales, Solutions, and Legal Information.
*H	2934396	VKN	06/03/10	Added footnote #25 related to chip enable. Updated template.
*	3006301	RAME	08/12/2010	Included BHE and BLE in I _{SB1} , I _{SB2} , and I _{CCDR} test conditions to reflect Byt power down feature. Removed 48-ball VFBGA (6 × 7 × 1 mm) package related information. Added Acronyms and Ordering code definition. Format updates to match template.



Document History Page (continued)

Document Title: CY62167EV30 Automotive MoBL [®] , 16-Mbit (1M × 16/2M × 8) Static RAM Document Number: 38-05446					
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change	
*J	3295175	RAME	06/29/2011	Updated Package Diagrams. Added Document Conventions. Removed reference to AN1064 SRAM system guidelines. Added I _{SB1} to footnotes 10 and 14. Added byte enables to footnote 36 and referenced to Truth table.	
*K	3411301	TAVA	10/17/2011	Updated Switching Waveforms. Updated Package Diagrams. Updated to new template.	
*L	3667939	TAVA	07/09/2012	Updated Ordering Information (No change in part numbers, updated details in Package Type column only). Updated Package Diagrams (Spec 51-85150 (Updated figure caption only, no change in revision)).	
*М	4102969	VINI	08/23/2013	Updated Switching Characteristics: Updated Note 19. Updated Package Diagrams: spec 51-85150 – Changed revision from *G to *H. Updated to new template. Completing Sunset Review.	
*N	4574264	VINI	11/19/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Maximum Ratings: Referred Notes 5 and 6 in "Supply voltage to ground potential". Updated Switching Characteristics: Added Note 23 and referred the same note in "Write Cycle".	
*0	4715413	VINI	04/07/2015	Updated Electrical Characteristics: Updated details in "Test Conditions" column corresponding to I_{SB2} parameter and added corresponding values. Added Note 11 and referred the same note in maximum values of I_{SB2} parameter corresponding to Test Conditions " $V_{CC} = V_{CC(max)}$, Temperature = 25 °C" and " $V_{CC} = 3.0$ V, Temperature = 40 °C".	
*P	5734005	VINI	05/11/2017	Updated Package Diagrams: spec 51-85183 – Changed revision from *D to *F. Updated to new template.	
*Q	6269846	NILE	08/02/2018	Removed references to industrial device from this datasheet. Refer to spec 002-24706 for details about Industrial option.	



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC[®] Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community Community | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2004–2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and ober countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, corporting the use of the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software in binary code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 38-05446 Rev. *Q

Revised August 2, 2018

Page 19 of 19

MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor Corporation.