

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



CY62177ESL MoBL[®]

32-Mbit (2M × 16/4M × 8) Static RAM

Features


- Thin small outline package I (TSOP I) configurable as 2M × 16 or as 4M × 8 static RAM (SRAM)
- High-speed up to 55 ns
- Wide voltage range: 2.2 V to 3.6 V and 4.5 V to 5.5 V
- Ultra low standby power
 □ Typical standby current: 3 µA
 □ Maximum standby current: 25 µA
- Ultra low active power
 Typical active current: 4.5 mA at f = 1 MHz
- Easy memory expansion with CE₁, CE₂ and OE Features
- Automatic power-down when deselected
- Complementary metal oxide semiconductor (CMOS) for optimum speed and power
- Available in Pb-free 48-ball TSOP I package

Functional Description

The CY62177ESL is a high performance CMOS static RAM organized as 2M words by 16 bits and 4M words by 8 bits. This device features advanced circuit design to provide ultra low active current. It is ideal for providing More Battery LifeTM (MoBL[®]) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption by 99 percent when addresses are not toggling. The device can also be put into standby mode when deselected (CE₁ HIGH or CE₂ LOW or both BHE and BLE are HIGH). The input and output pins (I/O₀ through I/O₁₅) are placed in a high impedance state when: deselected (CE₁HIGH or CE₂ LOW), outputs are disabled (OE HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or during a write operation (CE₁LOW, CE₂ HIGH and WE LOW).

To write to the device, take Chip Enables (\overline{CE}_1 LOW and CE_2 <u>HIGH</u>) and Write Enable (\overline{WE}) input LOW. If Byte Low Enable (\overline{BLE}) is LOW, then data from I/O pins (I/O₀ through I/O₇), is written into the location specified on the address pins (A₀ through A₂₀). If Byte High Enable (\overline{BHE}) is LOW, then data from I/O pins (I/O₈ through I/O₁₅) is written to the location specified on the address pins (A₀ through A₂₀). To read from the device, take Chip Enables (\overline{CE}_1 LOW and CE_2 HIGH) and Output Enable (\overline{OE}) LOW while forcing the Write Enable (\overline{WE}) HIGH. If Byte Low Enable (\overline{BLE}) is LOW, then data from the memory location specified by the address pins appear on I/O₀ to I/O₇. If Byte High Enable (\overline{BHE}) is LOW, then data from memory appears on I/O₈ to I/O₁₅. See the Truth Table on page 11 for a complete description of read and write modes.

For a complete list of related documentation, click here.



Cypress Semiconductor Corporation Document Number: 001-64709 Rev. *F 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised November 13, 2018



CY62177ESL MoBL[®]

Contents

| Pin Configuration | 3 |
|--------------------------------|---|
| Product Portfolio | 3 |
| Maximum Ratings | 4 |
| Operating Range | 4 |
| Electrical Characteristics | 4 |
| Capacitance | 5 |
| Thermal Resistance | 5 |
| AC Test Loads and Waveforms | 5 |
| Data Retention Characteristics | 6 |
| Data Retention Waveform | 6 |
| Switching Characteristics | 7 |
| Switching Waveforms | |
| Truth Table | |

| Ordering Information Ordering Code Definitions | |
|---|----|
| Package Diagrams | 13 |
| Acronyms | 14 |
| Document Conventions | 14 |
| Units of Measure | 14 |
| Document History Page | 15 |
| Sales, Solutions, and Legal Information | 16 |
| Worldwide Sales and Design Support | 16 |
| Products | |
| PSoC® Solutions | 16 |
| Cypress Developer Community | 16 |
| Technical Support | 16 |





Pin Configuration

Figure 1. 48-pin TSOP I pinout (Front View) ^[1, 2]

| O 48 A16 A14 2 47 BYTE A13 3 46 Vss A12 4 45 U/015//21 A11 5 44 U/07 A10 6 43 U/015//21 A11 5 44 U/07 A00 6 43 U/014/ A99 7 42 U/06 A20 10 39 U/015 A20 10 39 U/01 WE 11 38 U/04 CE2 12 37 V/cc DNU 13 36 U/011 BHE 14 35 U/01 A18 16 33 U/02 A17 17 32 U/09 A7 18 31 U/01 A6 19 30 U/08 A55 20 29 U/00 A35 20 29 U/00 A36 20 29 U/00< | | |
|---|---------|-------------------|
| A14 2 47 BTE A13 3 46 Vss A12 4 45 $I/O15/A21$ A11 5 44 $I/O7$ A10 6 43 $I/O14$ A9 7 42 $I/O6$ A8 8 41 $I/O14$ A9 7 42 $I/O6$ A8 8 41 $I/O13$ A19 9 40 $I/O5$ A20 10 39 $I/O14$ CE2 12 37 Vcc DNU 13 36 $I/O11$ BHE 14 35 $I/O3$ BLE 15 35 $I/O3$ BLE 15 31 $I/O1$ A7 18 31 $I/O1$ A5 20 29 $I/O0$ A5 20 29 $I/O1$ A5 23 27 Vss | | 40 |
| A13 3 46 Vss A12 4 45 1/015/A21 A11 5 44 1/07 A10 6 43 1/014 A9 7 42 1/06 A88 41 1/013 1/013 A19 9 40 1/05 A20 10 39 1/012 WE 11 38 1/012 WE 11 38 1/012 DNU 13 36 1/011 BHE 14 1/013 36 JUO1 13 36 1/011 A18 16 33 1/02 A17 17 32 1/03 A5E 20 20 20 29 A4 21 28 0 0 A5 23 27 28 0 | | 48 A 16 |
| A12 4 45 µ 015 A21 A11 5 44 µ 07 A10 6 43 µ 014 A9 7 42 µ 06 A8 8 41 µ 013 A19 9 40 µ 013 A19 9 40 µ 012 WE 10 39 µ 012 WE 11 38 µ 04 CE2 12 37 ¥/cc DNU 13 36 µ 010 BHE 15 34 µ 010 A17 15 34 µ 010 A17 18 31 µ 01 A6 19 30 µ 08 A5 20 29 ¥ 00 A4 21 28 0E A32 23 27 ¥ss | | |
| A11544 $= 1/07$ A10643 $= 1/014$ A9742 $= 1/013$ A8841 $= 1/013$ A19940 $= 1/055$ A201039 $= 1/013$ WE1138 $= 1/04$ CE21237 $= Vcc$ DNU1336 $= 1/011$ BHE1435 $= 1/03$ BLE1534 $= 1/012$ A181633 $= 1/02$ A71831 $= 1/02$ A71930 $= 1/08$ A52029 $= 1/002$ A42128 $= 0$ A32227 $\frac{Vss}{Vss}$ A223 $= 0$ $= 0$ | | |
| A10643 $I/O14$ A9742 $I/O6$ A8841 $I/O13$ A19940 $I/O5$ A201039 $I/O12$ WE1138 $I/O4$ CE21237 Vcc DNU1336 $I/O11$ BHE1435 $I/O2$ A171333 $I/O2$ A771732 $I/O1$ A61930 $I/O8$ A52029 $I/O1$ A42128 OE A32227 Vss A22326CE1 | A12 = 4 | 45 🗖 I/O15/A21 |
| A9 $=$ 7 42 $=$ $1/06$ A8 $=$ 8 41 $=$ $1/013$ A19 $=$ 9 40 $=$ $1/05$ A20 $=$ 10 39 $=$ $1/012$ WE $=$ 11 38 $=$ $1/04$ CE2 $=$ 12 37 $=$ Vcc DNU $=$ 13 36 $=$ $1/011$ BHE $=$ 15 34 $=$ $1/020$ A17 $=$ 15 34 $=$ $1/020$ A7 $=$ 18 31 $=$ $1/010$ A6 $=$ 19 30 $=$ $1/08$ A5 $=$ 20 29 $=$ $1/000$ A4 $=$ 21 28 $=$ OE A3 $=$ 22 27 $=$ $\frac{Vss}{Vss}$ A2 $=$ 23 26 $=$ CE | | |
| A8 8 41 μ /013 A19 9 40 μ /05 A20 10 39 μ /01 WE 11 38 μ /04 CE2 12 37 Vcc DNU 13 36 μ /01 BHE 14 35 μ /01 A18 16 33 μ /02 A7 17 32 μ /01 A6 19 30 μ /08 A5 20 29 μ /01 A45 21 28 OE A3 22 23 26 CE1 | | |
| A19 9 40 1/05 A20 10 39 1/012 WE 11 38 1/04 CE2 12 37 Vcc DNU 13 36 1/011 BHE 14 35 1/03 BLE 16 33 1/02 A17 17 32 1/01 A6 19 30 1/08 A5 20 29 1/00 A4 21 28 0E A3 22 27 28 A3 23 26 CE1 | | |
| $\begin{array}{c} \underline{A20} \\ \underline{A20} \\ WE \\ \underline{H} \\ 11 \\ \hline WE \\ \underline{H} \\ 11 \\ \hline WE \\ \underline{H} \\ 11 \\ \hline WE \\ \underline{H} \\ 12 \\ \hline WE \\ \underline{H} \\ 13 \\ \hline BHE \\ \underline{H} \\ 13 \\ \hline BHE \\ \underline{H} \\ 14 \\ \hline 15 \\ \hline 15 \\ \hline A17 \\ \underline{H} \\ 15 \\ \hline 15 \\ \hline A17 \\ \underline{H} \\ 17 \\ \hline 18 \\ \hline 19 \\ \hline 20 \\ \hline 100 \\ \hline $ | | |
| | A19 = 9 | |
| $\begin{array}{cccccccccccccccccccccccccccccccccccc$ | | 39 = 1/012 |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | WE 🗖 11 | 38 🖬 1/04 |
| BHE 14 35 # 1/03 BLE 15 34 # 1/010 A18 16 33 # 1/02 A17 17 32 # 1/03 A6 19 30 # 1/03 A6 20 29 # 1/01 A4 21 28 0E A3 22 27 Vss A2 23 26 CE | | 37 — Vcc |
| $BLE = 15$ 34 = 1/010 $A18 = 16$ 33 = 1/02 $A17 = 17$ 32 = 1/09 $A7 = 18$ 31 = 1/01 $A6 = 19$ 30 = 1/08 $A5 = 20$ 29 = 1/00 $A4 = 21$ 28 = 0 $A3 = 22$ 27 = $\frac{V_{SS}}{V_{SS}}$ $A2 = 23$ 26 = CE1 | | 36 🗖 I/O11 |
| A18 16 $33 = 1/02$ A17 17 $32 = 1/09$ A77 18 $31 = 1/01$ A6 19 $30 = 1/00$ A5 20 $29 = 1/00$ A4 21 $28 = 0E$ A3 22 $27 = V_{SS}$ A2 23 $26 = CE1$ | | |
| A17 17 $32 = 1/09$ A7 18 $31 = 1/01$ A6 19 $30 = 1/08$ A5 20 $29 = \frac{1/00}{100}$ A4 21 $28 = 0E$ A3 22 $27 = \frac{1}{Vss}$ A2 23 $26 = CE1$ | | |
| $A7 = 18$ $31 = 1/01$ $A6 = 19$ $30 = 1/08$ $A5 = 20$ $29 = \frac{1}{00}$ $A4 = 21$ $28 = \frac{1}{0E}$ $A3 = 22$ $27 = \frac{1}{VSS}$ $A2 = 23$ $26 = CE1$ | | |
| A6 = 19 $30 = 108$ $A5 = 20$ $29 = 100$ $A4 = 21$ $28 = 0E$ $A3 = 22$ $27 = Vss$ $A2 = 23$ $26 = CE1$ | | |
| $A5 = 20$ $29 = \frac{100}{20}$ $A4 = 21$ $28 = 0E$ $A3 = 22$ $27 = V_{SS}$ $A2 = 23$ $26 = CE1$ | | 31 🗖 1/01 |
| $A4 = 21$ $28 = \overline{OE}$ $A3 = 22$ $27 = V_{SS}$ $A2 = 23$ $26 = CE1$ | | 30 🗖 1/08 |
| $\begin{array}{ccc} A3 = & 22 & 27 = \underbrace{VSS} \\ A2 = & 23 & 26 = CE1 \end{array}$ | | 29 🗖 <u>1/O</u> 0 |
| A2 2 3 26 P CE1 | | 28 – OE |
| | | 27 🗖 <u>Vss</u> |
| A1 1 24 25 1 A0 | | |
| | A1 24 | 25 🗖 A0 |

Product Portfolio

| | | | Power Dissipation | | | | | |
|------------|--|--|--------------------------------|--------------------------------|-------------------------------|---------|---------------------------|-----|
| Product | V _{CC} Range (V) ^[3] | (ns) Operating I _{CC} (mA) Stan | | Operating I _{CC} (mA) | | Standby | lana (μ Δ) | |
| | | X - 7 | f = 1 MHz f = f _{Max} | | Standby I _{SB2} (µA) | | | |
| | | | Typ ^[4] | Max | Typ ^[4] | Max | Typ ^[4] | Max |
| CY62177ESL | 2.2 V to 3.6 V and 4.5 V to 5.5 V | 55 | 4.5 | 5.5 | 35 | 45 | 3 | 25 |

Notes

NC pins are not connected on the die.
 NC pins are not connected on the die.
 The BYTE pin in the <u>48-pin TSOP-I</u> package has to be tied to V_{CC} to use the device as a <u>2M × 16 SRAM</u>. The 48-pin TSOP I package can also be used as a 4M × 8 SRAM by tying the BYTE signal to V_{SS}. In the 4M × 8 configuration, Pin 45 is A21, while BHE, BLE, and I/O₈ to I/O₁₄ pins are not used.
 Datasheet Specifications are not guaranteed in the range of 3.6 V to 4.5 V.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 3 V, and V_{CC} = 5 V, T_A = 25 °C.



CY62177ESL MoBL[®]

Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

| Storage temperature65 °C to + 150 °C |
|---|
| Ambient temperature with power applied–55 °C to + 125 °C |
| Supply voltage to ground potential–0.3 V to $V_{CC(max)}$ + 0.3 V |
| DC voltage applied to outputs in high Z state $^{[5, 6]}$ 0.3 V to V _{CC(max)} + 0.3 V |
| DC input voltage $^{[5, 6]}$ 0.3 V to V _{CC(max)} + 0.3 V |

Electrical Characteristics

Over the operating range

| Output current into outputs (LOW) | ۱A |
|--|----|
| Static discharge voltage | |
| (per MIL-STD-883, method 3015) \geq 2001 | V |
| Latch-up current | ηA |

Operating Range

| Device | Range | Ambient Temperature | V_{cc} ^[7] |
|------------|------------|------------------------|---|
| CY62177ESL | Industrial | –40 °C to +85 °C | 2.2 V to 3.6 V and 4.5 V to 5.5 V |

| Devenueter | Description | Test Canditis | | | 55 ns | | Unit |
|----------------------------------|---|--|------------------------------------|------|---------------------------|-------------------------|------|
| Parameter | Description | Test Conditio | Test Conditions | | Typ ^[8] | Max | Unit |
| V _{OH} | Output HIGH voltage | $2.2 \text{ V} \leq \text{V}_{CC} \leq 2.7 \text{ V} \text{ I}_{OH}$ | _l = –0.1 mA | 2.0 | - | - | V |
| | | $2.7 \text{ V} \leq \text{V}_{CC} \leq 3.6 \text{ V} \text{ I}_{OH}$ | _l = –1.0 mA | 2.4 | - | - | V |
| | | $4.5 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V} \text{ I}_{OH}$ | _l = –1.0 mA | 2.4 | _ | - | V |
| V _{OL} | Output LOW voltage | $2.2~\text{V} \leq \text{V}_{CC} \leq 2.7~\text{V}~\text{I}_{OL}$ | = 0.1 mA | _ | - | 0.4 | V |
| | | $2.7 \text{ V} \leq \text{V}_{CC} \leq 3.6 \text{ V} \text{ I}_{OL}$ | = 2.1 mA | _ | - | 0.4 | V |
| | | $4.5 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V} \text{ I}_{OL}$ | = 2.1 mA | _ | - | 0.4 | V |
| V _{IH} | Input HIGH voltage | $2.2~V \leq V_{CC} \leq 2.7~V$ | | 1.8 | - | V _{CC} + 0.3 V | V |
| | | $2.7~V \leq V_{CC} \leq 3.6~V$ | | 2.2 | - | V _{CC} + 0.3 V | V |
| | | $4.5~V \leq V_{CC} \leq 5.5~V$ | | 2.2 | - | V _{CC} + 0.3 V | V |
| V _{IL} | Input LOW voltage | $2.2~\text{V} \leq \text{V}_{CC} \leq 2.7~\text{V}$ | | -0.3 | - | 0.6 | V |
| | | $2.7~V \leq V_{CC} \leq 3.6~V$ | | -0.3 | - | 0.7 ^[9] | V |
| | | $4.5~V \leq V_{CC} \leq 5.5~V$ | | -0.3 | - | 0.7 ^[9] | V |
| I _{IX} | Input leakage current | $GND \le V_I \le V_{CC}$ | | -1 | - | +1 | μA |
| I _{OZ} | Output leakage current | $GND \le V_O \le V_{CC}$, Outp | ut disabled | -1 | _ | +1 | μA |
| I _{CC} | V _{CC} operating supply current | $f = f_{Max} = 1/t_{RC}$ V _C | $C = V_{CC(max)}$ | _ | 35 | 45 | mA |
| | | f = 1 MHz | _{JT} = 0 mA 1OS levels | _ | 4.5 | 5.5 | mA |
| I _{SB2} ^[10] | Automatic power-down current — CMOS inputs | $\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V or CE}$ | $\Xi_2 \le 0.2 \text{ V or}$ | _ | 3 | 25 | μΑ |
| | | $(\overline{BHE} \text{ and } \overline{BLE}) \ge V_{CC}$ - | – 0.2 V, | | | | |
| | | $\label{eq:VIN} \begin{array}{l} V_{IN} \geq V_{CC} - 0.2 \ V \ \text{or} \ V_{II} \\ f = 0, \ V_{CC} = 3.6 \ V \end{array}$ | $_{N}$ \leq 0.2 V, | | | | |

Notes

- Notes
 5. V_{IL(min)} = -2.0 V for pulse durations less than 20 ns.
 6. V_{IL(min)} = V_{CC} + 0.75 V for pulse durations less than 20 ns.
 7. Full Device AC operation assumes a 100 μs ramp time from 0 to V_{CC} (min) and 200 μs wait time after V_{CC} stabilization.
 8. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 3 V, and V_{CC} = 5 V, T_A = 25 °C
 9. Under DC conditions the device meets a V_{IL} of 0.8 V. However, in dynamic conditions Input LOW voltage applied to the device must not be higher than 0.7 V.
 10. Chip enables (CE₁ and CE₂), byte enables (BHE and BLE) and BYTE must be tied to CMOS levels to meet the I_{SB2}/I_{CCDR} spec. Other inputs can be left floating.



Capacitance

| Parameter [11] | Description | Test Conditions | Мах | Unit |
|------------------|--------------------|--|-----|------|
| C _{IN} | Input capacitance | $T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = V_{CC(typ)}$ | 15 | pF |
| C _{OUT} | Output capacitance | | 15 | pF |

Thermal Resistance

| Parameter ^[11] | Description | Test Conditions | TSOP I | Unit |
|---------------------------|---|--|--------|------|
| Θ_{JA} | Thermal resistance (junction to ambient) | Still air, soldered on a 3×4.5 inch, four-layer printed circuit board | 55.91 | °C/W |
| Θ _{JC} | Thermal resistance (junction to case) | | 9.39 | °C/W |

AC Test Loads and Waveforms




Table 1. AC Test Loads

| Parameter | 2.5 V | 3.0 V | 5.0 V | Unit |
|-----------------|-------|-------|-------|------|
| R1 | 16667 | 1103 | 1800 | Ω |
| R2 | 15385 | 1554 | 990 | Ω |
| R _{TH} | 8000 | 645 | 639 | Ω |
| V _{TH} | 1.20 | 1.75 | 1.77 | V |

Note

11. Tested initially and after any design or process changes that may effect these parameters.




Data Retention Characteristics

Over the operating range

| Parameter | Description | Conditions | Min | Typ ^[12] | Max | Unit |
|-----------------------------------|--------------------------------------|--|-----|----------------------------|-----|------|
| V _{DR} | V _{CC} for data retention | | 1.5 | - | - | V |
| I _{CCDR} ^[13] | Data retention current | $V_{CC} = 1.5 \text{ V},$ $\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V} \text{ or } CE_2 \le 0.2 \text{ V}$ | _ | _ | 17 | μΑ |
| | | or | | | | |
| | | $(\overline{\text{BHE}} \text{ and } \overline{\text{BLE}}) \geq V_{CC} - 0.2 \text{ V},$ $V_{IN} \geq V_{CC} - 0.2 \text{ V or } V_{IN} \leq 0.2 \text{ V}$ | | | | |
| t _{CDR} ^[14] | Chip deselect to data retention time | - | 0 | _ | _ | ns |
| t _R ^[15] | Operation recovery time | - | 55 | - | - | ns |

Data Retention Waveform



Notes

- 12. Typical values <u>are included only for reference and are not guaranteed or tested</u>. Typical values are measured at $V_{CC} = 3 V$, and $V_{CC} = 5 V$, $T_A = 25 °C$. 13. Chip enables (CE1 and CE2), byte enables (BHE and BLE) and BYTE must be tied to CMOS levels to meet the I_{SB2}/I_{CCDR} spec. Other inputs can be left floating. 14. Tested initially and after any design or process changes that may affect these parameters. 15. Full device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \ge 100 \ \mu s$ or stable at $V_{CC(min)} \ge 100 \ \mu s$. 16. BHE.BLE is the AND of both BHE and BLE. Chip is deselected by either disabling the chip enable signals or by disabling both BHE and BLE.



Switching Characteristics


Over the operating range


| Parameter [17, 18] | Description | 55 | 55 ns | | |
|-----------------------------|--|-----|-------|--------|--|
| Parameter (,) | Description | Min | Max | - Unit | |
| Read Cycle | | | | | |
| t _{RC} | Read cycle time | 55 | - | ns | |
| t _{AA} | Address to data valid | _ | 55 | ns | |
| t _{OHA} | Data hold from address change | 6 | - | ns | |
| t _{ACE} | CE ₁ LOW and CE ₂ HIGH to data valid | - | 55 | ns | |
| t _{DOE} | OE LOW to data valid | - | 25 | ns | |
| t _{LZOE} | OE LOW to low Z ^[19] | 5 | _ | ns | |
| t _{HZOE} | OE HIGH to high Z ^[19, 20] | - | 18 | ns | |
| t _{LZCE} | $\overline{\text{CE}}_1$ LOW and CE_2 HIGH to low $Z^{[19]}$ | 10 | _ | ns | |
| t _{HZCE} | CE ₁ HIGH and CE ₂ LOW to high Z ^[19, 20] | - | 18 | ns | |
| t _{PU} | CE ₁ LOW and CE ₂ HIGH to power-up | 0 | _ | ns | |
| t _{PD} | CE ₁ HIGH and CE ₂ LOW to power-down | - | 55 | ns | |
| t _{DBE} | BLE/BHE LOW to data valid | _ | 55 | ns | |
| t _{LZBE} | BLE/BHE LOW to low Z ^[19] | 10 | _ | ns | |
| t _{HZBE} | BLE/BHE HIGH to high Z ^[19, 20] | - | 18 | ns | |
| Write Cycle ^[21] | | | | | |
| t _{WC} | Write cycle time | 55 | _ | ns | |
| t _{SCE} | CE ₁ LOW and CE ₂ HIGH to write end | 40 | _ | ns | |
| t _{AW} | Address setup to write end | 40 | _ | ns | |
| t _{HA} | Address hold from write end | 0 | _ | ns | |
| t _{SA} | Address setup to write start | 0 | _ | ns | |
| t _{PWE} | WE pulse width | 40 | _ | ns | |
| t _{BW} | BLE/BHE LOW to write end | 40 | _ | ns | |
| t _{SD} | Data setup to write end | 25 | _ | ns | |
| t _{HD} | Data hold from write end | 0 | _ | ns | |
| t _{HZWE} | WE LOW to high Z ^[19, 20] | _ | 20 | ns | |
| t _{LZWE} | WE HIGH to low Z ^[19] | 10 | _ | ns | |

Notes
17. In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the byte enable and/or chip enable signals as described in the Application Note AN66311. However, the issue has been fixed and in production now, and hence, this Application Note is no longer applicable. It is available for download on our website as it contains information on the date code of the parts, beyond which the fix has been in production.
18. Test conditions for all parameters other than tristate parameters assume signal transition time of 1 V/ns, timing reference levels of V_{CC(typ}/2, input pulse levels of 0 to V_{CC(typ}), and output loading of the specified I_{0L}/I_{0H} as shown in Figure 2 on page 5.
19. At any temperature and voltage condition, t_{HZCE} is less than t_{LZEF}, t_{HZBE} is less than t_{LZDE}, and t_{HZWE} transitions are measured when the outputs enter a high impedence state.
20. t_{HZCE}, t_{HZDE}, and t_{HZWE} transitions are measured when the overlap of WE, CE₁ = V_{IL}, BHE and/or BLE = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.



Switching Waveforms





Notes

22. <u>The</u> device is continuously selected. \overline{OE} , $\overline{CE}_1 = V_{IL}$, \overline{BHE} and/or $\overline{BLE} = V_{IL}$, and $CE_2 = V_{IH}$.


23. WE is HIGH for read cycle.

24. Address valid prior to or coincident with \overline{CE}_1 , \overline{BHE} , \overline{BLE} transition LOW and CE_2 transition HIGH.





Switching Waveforms (continued)



Notes

- 25. The internal Write time of the memory is defined by the overlap of \overline{WE} , $\overline{CE}_1 = V_{IL}$, \overline{BHE} and/or $\overline{BLE} = V_{IL}$, and $CE_2 = V_{IH}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 26. Data I/O is high impedance if $\overline{OE} = V_{IH}$. 27. If \overline{CE}_1 goes HIGH and CE_2 goes LOW simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state.
- 28. During this period the I/Os are in output state and input signals should not be applied.



Switching Waveforms (continued)




Figure 8. Write Cycle No. 3 (WE Controlled, OE LOW) ^[29]

Notes

29. If \overline{CE}_1 goes HIGH and CE_2 goes LOW simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state. 30. During this period the I/Os are in output state and input signals should not be applied.



Truth Table

| CE ₁ | CE ₂ | WE | OE | BHE | BLE | Inputs Outputs | Mode | Power |
|-------------------|-------------------|----|----|-------------------|-------------------|--|---------------------|----------------------------|
| н | X ^[31] | Х | Х | X ^[31] | X ^[31] | High Z | Deselect/Power-down | Standby (I _{SB}) |
| X ^[31] | L | Х | Х | X ^[31] | X ^[31] | High Z | Deselect/Power-down | Standby (I _{SB}) |
| X ^[31] | X ^[31] | Х | Х | Н | Н | High Z | Deselect/Power-down | Standby (I _{SB}) |
| L | Н | Н | L | L | L | Data out (I/O ₀ –I/O ₁₅) | Read | Active (I _{CC}) |
| L | Н | Н | L | Н | L | High Z (I/O ₈ –I/O ₁₅); Data out (I/O ₀ –I/O ₇) | Read | Active (I _{CC}) |
| L | Н | Н | L | L | Н | Data out (I/O ₈ –I/O ₁₅); High Z (I/O ₀ –I/O ₇) | Read | Active (I _{CC}) |
| L | Н | L | Х | L | L | Data in (I/O ₀ –I/O ₁₅) | Write | Active (I _{CC}) |
| L | Н | L | Х | Н | L | High Z (I/O ₈ –I/O ₁₅); Data in (I/O ₀ –I/O ₇) | Write | Active (I _{CC}) |
| L | Н | L | Х | L | Н | Data in (I/O ₈ –I/O ₁₅); High Z (I/O ₀ –I/O ₇) | Write | Active (I _{CC}) |
| L | Н | Н | Н | L | Н | High Z | Output disabled | Active (I _{CC}) |
| L | Н | Н | Н | Н | L | High Z | Output disabled | Active (I _{CC}) |
| L | Н | Н | Н | L | L | High Z | Output disabled | Active (I _{CC}) |

Note 31. The 'X' (Don't care) state for the chip enables and byte enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




Ordering Information

Table 2 lists the CY62177ESL MoBL[®] key package features and ordering codes. The table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products.

Table 2. Key Features and Ordering Information

| Speed (ns) | Ordering Code | Package Diagram | Package Type | Operating Range |
|---------------|------------------|--------------------|--|--------------------|
| 55 | CY62177ESL-55ZXI | 51-85183 | 48-pin TSOP-I (12 × 18.4 × 1 mm) Pb-free | Industrial |

Ordering Code Definitions







Package Diagrams




Figure 10. 48-pin TSOP I (12 × 18.4 × 1 mm) Z48A Package Outline, 51-85183

| SYMBOL | DIMENSIONS | | |
|----------|-------------|------|------|
| STIVIDOL | MIN. | NOM. | MAX. |
| A | _ | _ | 1.20 |
| A1 | 0.05 | — | 0.15 |
| A2 | 0.95 | 1.00 | 1.05 |
| b1 | 0.17 | 0.20 | 0.23 |
| b | 0.17 | 0.22 | 0.27 |
| c1 | 0.10 | — | 0.16 |
| с | 0.10 | — | 0.21 |
| D | 20.00 BASIC | | SIC |
| D1 | 18.40 BASIC | | |
| E | 12.00 BASIC | | SIC |
| е | 0.50 BASIC | | IC |
| L | 0.50 | 0.60 | 0.70 |
| θ | 0° | _ | 8 |
| R | 0.08 | _ | 0.20 |
| N | | 48 | |

NOTES:

DIMENSIONS ARE IN MILLIMETERS (mm).

- 2. PIN 1 IDENTIFIER FOR STANDARD PIN OUT (DIE UP).
- A PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN): INK OR LASER MARK.
- TO BE DETERMINED AT THE SEATING PLANE C-. THE SEATING PLANE IS DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.
- dIMENSIONS D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE

 MOLD PROTRUSION ON E IS 0.15mm PER SIDE AND ON D1 IS 0.25mm PER SIDE.
- 6. DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF & DIMENSION AT MAX. MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.07mm.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- LEAD COPLANARITY SHALL BE WITHIN 0.10mm AS MEASURED FROM THE SEATING PLANE.
- DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.
- 10. JEDEC SPECIFICATION NO. REF: MO-142(D)DD.

51-85183 *F



Acronyms

| Acronym Description | |
|---------------------|---|
| CMOS | Complementary Metal Oxide Semiconductor |
| I/O | Input/Output |
| SRAM | Static Random Access Memory |
| TSOP | Thin Small Outline Package |

Document Conventions

Units of Measure

| Symbol | Unit of Measure | | |
|--------|-----------------|--|--|
| °C | degree Celsius | | |
| MHz | megahertz | | |
| μA | microampere | | |
| mA | milliampere | | |
| ns | nanosecond | | |
| Ω | ohm | | |
| pF | picofarad | | |
| V | volt | | |
| W | watt | | |





Document History Page

| Document Title: CY62177ESL MoBL [®] , 32-Mbit (2M × 16/4M × 8) Static RAM Document Number: 001-64709 | | | | | |
|--|---------|--------------------|--------------------|--|--|
| Revision | ECN | Orig. of Change | Submission Date | Description of Change | |
| ** | 3077028 | RAME | 11/02/2010 | New data sheet. | |
| *A | 3103863 | RAME | 12/07/2010 | Updated Ordering Information: No change in part numbers. The MPN CY62177ESL-55ZXI is moved to production. | |
| *B | 3433813 | TAVA | 11/16/2011 | Updated Functional Description: Removed Note "For best practice recommendations, refer to the Cypress application note System Design Guidelines." and its reference. Updated Pin Configuration: Updated Figure 1 (Changed pin 13 from NC to DNU). Completing Sunset Review. | |
| *C | 4101093 | VINI | 08/21/2013 | Updated Switching Characteristics: Added Note 17 and referred the same note in "Parameter" column. Updated to new template. | |
| *D | 4573215 | VINI | 11/18/2014 | Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Completing Sunset Review. | |
| *E | 5016184 | NILE | 11/17/2015 | Updated Thermal Resistance: Replaced "two-layer" with "four-layer" in "Test Conditions" column. Changed value of Θ_{JA} parameter corresponding to TSOP I package from 44.66 °C/W to 55.91 °C/W. Changed value of Θ_{JC} parameter corresponding to TSOP I package from 12.12 °C/W to 9.39 °C/W. Updated Package Diagrams: spec 51-85183 – Changed revision from *C to *D. Updated to new template. Completing Sunset Review. | |
| *F | 6383009 | NILE | 11/13/2018 | Updated Package Diagrams: spec 51-85183 – Changed revision from *D to *F. Updated to new template. Completing Sunset Review. | |



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

| cypress.com/arm |
|------------------------|
| cypress.com/automotive |
| cypress.com/clocks |
| cypress.com/interface |
| cypress.com/iot |
| cypress.com/memory |
| cypress.com/mcu |
| cypress.com/psoc |
| cypress.com/pmic |
| cypress.com/touch |
| cypress.com/usb |
| cypress.com/wireless |
| |

PSoC[®] Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community Community | Projects | Video | Blogs | Training | Components

Technical Support cypress.com/support

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or system could cause personal injury, death, or properly damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-64709 Rev. *F

MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor Corporation.

Downloaded from Arrow.com.

[©] Cypress Semiconductor Corporation, 2010–2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and ober countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software in binary code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.