

# Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

## **Continuity of document content**

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

# **Continuity of ordering part numbers**

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



# 8-Mbit (512K × 16) Static RAM

#### **Features**

■ Thin small outline package (TSOP) I package configurable as 512K × 16 or 1M × 8 static RAM (SRAM)

■ High speed: 45 ns

■ Temperature ranges

□ Industrial: -40 °C to +85 °C
□ Automotive-A: -40 °C to +85 °C
□ Automotive-E: -40 °C to +125 °C

■ Wide voltage range: 2.20 V to 3.60 V

■ Pin compatible with CY62157DV30

■ Ultra low standby power

Typical standby current: 2 μA

Maximum standby current: 8 μA (Industrial)

■ Ultra low active power

□ Typical active current: 6 mA at f = 1 MHz

■ Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{OE}$  features

■ Automatic power down when deselected

Complementary Metal Oxide Semiconductor (CMOS) for optimum speed and power

Available in Pb-free and non Pb-free 48-ball very fine-pitch ball grid array (VFBGA), Pb-free 44-pin thin small outline package (TSOP) II and 48-pin TSOP I packages

## **Functional Description**


The CY62157EV30 is a high performance CMOS static RAM organized as 512K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life  $^{\rm TM}$  (MoBL $^{\rm I\!B}$ ) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. Place the device into standby mode when deselected (CE $_1$  HIGH or CE $_2$  LOW or both BHE and BLE are HIGH). The input or output pins (I/O $_0$  through I/O $_{15}$ ) are placed in a high impedance state when the device is deselected (CE $_1$ HIGH or CE $_2$  LOW), the outputs are disabled (OE HIGH), Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or a write operation is active (CE $_1$ LOW, CE $_2$ HIGH and WE LOW).

To write to the device, take Chip Enable ( $\overline{\text{CE}}_1$  LOW and  $\text{CE}_2$  HIGH) and Write Enable ( $\overline{\text{WE}}$ ) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O $_0$  through I/O $_7$ ) is written into the location specified on the address pins (A $_0$  through A $_1$ 8). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O $_8$  through I/O $_1$ 5) is written into the location specified on the address pins (A $_0$  through A $_1$ 8).

To read from the device, take Chip Enable ( $\overline{\text{CE}}_1$  LOW and CE<sub>2</sub> HIGH) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. See Truth Table on page 13 for a complete description of read and write modes.

For a complete list of related documentation, click here.

# **Logic Block Diagram**



Cypress Semiconductor Corporation
Document Number: 38-05445 Rev. \*S

198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600

Revised February 28, 2020

# **CY62157EV30 MoBL**



## **Contents**

Pin Configurations	3
Product Portfolio	
Maximum Ratings	4
Operating Range	
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering information	14
Ordering Code Definitions	14
Package Diagrams	15
Acronyms	18
Document Conventions	18
Units of Measure	18
Document History Page	19
Sales, Solutions, and Legal Information	23
Worldwide Sales and Design Support	23
Products	23
PSoC® Solutions	23
Cypress Developer Community	23
Technical Support	23



## **Pin Configurations**

Figure 1. 48-ball VFBGA pinout (Top View) [1]




Figure 2. 44-pin TSOP II pinout (Top View) [2]





Figure 3. 48-pin TSOP I pinout (Top View) [1, 3]



## **Product Portfolio**

						Power Dissipation							
Product	Range	V <sub>CC</sub> Range (V)			Speed (ns)	Operating I <sub>CC</sub> , (mA)			A)	Standby, I <sub>SB2</sub>			
Troduct	Range		Min Typ [4] Max				f = 1	f = 1 MHz		f = f <sub>max</sub>		<b>(μA)</b>	
		Min				Typ <sup>[4]</sup>	Max	Typ <sup>[4]</sup>	Max	Typ <sup>[4]</sup>	Max		
CY62157EV30LL	Industrial/Automotive-A	2.2	2.2 3.0 3.6		45	6	7	18	25	2	8		
	Automotive-E	2.2	3.0	3.6	55	1.8	4	18	35	2	30		

#### Notes

- 1. NC pins are not connected on the die.
- 2. The 44-pin TSOP II package has only one chip enable (CE) pin.
- 3. The BYTE pin in the 48-pin TSOP I package must be tied HIGH to use the device as a 512K × 16 SRAM. The 48-pin TSOP I package can also be used as a 1M × 8 SRAM by tying the BYTE signal LOW. In the 1M x 8 configuration, Pin 45 is A19, while BHE, BLE and I/O<sub>8</sub> to I/O<sub>14</sub> pins are not used.
- 4. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.



## **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. User guidelines are not tested.

Storage Temperature ......-65 °C to + 150 °C

Ambient Temperature

with Power Applied ......-55 °C to + 125 °C

Supply Voltage

to Ground Potential .....-0.3 V to 3.9 V (V<sub>CCmax</sub> + 0.3 V)

DC Voltage Applied to Outputs in High Z State  $^{[5,\ 6]}$  .....-0.3 V to 3.9 V (V\_{CCmax} + 0.3 V)

DC Input Voltage  $^{[5, 6]}$  ......-0.3 V to 3.9 V (V<sub>CC max</sub> + 0.3 V)

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage	
(MIL-STD-883, Method 3015)	> 2001 V
Latch-Up Current	> 200 mA

## **Operating Range**

Device	Range	Ambient Temperature	<b>V</b> <sub>CC</sub> [7]
CY62157EV30LL	Industrial / Automotive-A	–40 °C to +85 °C	2.2 V to 3.6 V
	Automotive-E	–40 °C to +125 °C	

## **Electrical Characteristics**

Over the Operating Range

Parameter	Description	Test Co		ns (Ind utomot		55 ns	Unit			
	•			Min	<b>Typ</b> [8]	Max	Min	<b>Typ</b> [8]	Max	
V <sub>OH</sub>	Output HIGH voltage	$I_{OH} = -0.1 \text{ mA}$		2.0	_	_	2.0	-	-	V
		$I_{OH} = -1.0 \text{ mA}, V$	/ <sub>CC</sub> ≥ 2.70 V	2.4	_	_	2.4	-	ı	V
$V_{OL}$	Output LOW voltage	$I_{OL} = 0.1 \text{ mA}$		-	_	0.4	-	_	0.4	V
		$I_{OL}$ = 2.1 mA, $V_{C}$	<sub>CC</sub> ≥ 2.70 V	ı	_	0.4	ı	-	0.4	V
$V_{IH}$	Input HIGH voltage	$V_{CC} = 2.2 \text{ V to } 2.2 \text{ V}$	.7 V	1.8	_	V <sub>CC</sub> + 0.3	1.8	ı	V <sub>CC</sub> + 0.3	V
		$V_{CC} = 2.7 \text{ V to } 3.$	.6 V	2.2	_	V <sub>CC</sub> + 0.3	2.2	ı	V <sub>CC</sub> + 0.3	V
$V_{IL}$	Input LOW voltage	$V_{CC} = 2.2 \text{ V to } 2.2 \text{ V}$	.7 V	-0.3	_	0.6	-0.3	-	0.6	V
		$V_{CC} = 2.7 \text{ V to } 3.$	.6 V	-0.3	_	0.8	-0.3	_	0.8	V
I <sub>IX</sub>	Input leakage current	$GND \leq V_I \leq V_CC$		-1	_	+1	-4	_	+4	μΑ
I <sub>OZ</sub>	Output leakage current	GND $\leq$ V <sub>O</sub> $\leq$ V <sub>CC</sub> ,	Output Disabled	-1	_	+1	-4	_	+4	μΑ
I <sub>CC</sub>	V <sub>CC</sub> operating supply	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CCmax}$	_	18	25	_	18	35	mA
	current	f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels	-	6	7	-	1.8	4	
I <sub>SB1</sub> <sup>[9]</sup>	Automatic CE power down current – CMOS inputs	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2  \text{V} \text{ or } \text{CE}_2 \le 0.2  \text{V}$ or $(\overline{\text{BHE}} \text{ and } \overline{\text{BLE}}) \ge \text{V}_{\text{CC}} - 0.2  \text{V},$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2  \text{V},$ $\text{V}_{\text{IN}} \le 0.2  \text{V}$ f = f <sub>max</sub> (Address and Data Only), f = 0 ( $\overline{\text{OE}}$ and $\overline{\text{WE}}$ ), $\text{V}_{\text{CC}} = 3.60  \text{V}$		I	2	8	I	2	30	μА
I <sub>SB2</sub> <sup>[9]</sup>	Automatic CE power down current – CMOS inputs	$\overline{CE}_1 \ge V_{CC} - 0.2$ or $\overline{(BHE)}$ and $\overline{BLE}$ $V_{IN} \ge V_{CC} - 0.2$ $f = 0, V_{CC} = 3.60$	$V$ or $V_{IN} \leq 0.2 \text{ V}$ ,	_	2	8	_	2	30	μА

#### Notes

- 5.  $V_{IL(min)}$  = -2.0 V for pulse durations less than 20 ns. 6.  $V_{IH(max)}$  =  $V_{CC}$  + 0.75 V for pulse durations less than 20 ns. 7. Full device AC operation assumes a 100  $\mu$ s ramp time from 0 to  $V_{cc}$ (min) and 200  $\mu$ s wait time after  $V_{CC}$  stabilization.
- 8. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
   9. Chip enables (ĈE<sub>1</sub> and CE<sub>2</sub>), byte enables (BHE and BLE) and BYTE (48-pin TSOP I only) need to be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.

Document Number: 38-05445 Rev. \*S Page 4 of 23



# Capacitance


Parameter [10]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

## **Thermal Resistance**

Parameter [10]	Description	Test Conditions	48-ball BGA	48-pin TSOP I	44-pin TSOP II	Unit
$\Theta_{JA}$		Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit	36.92	60.07	65.91	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)	board	13.55	9.73	13.96	°C/W

## **AC Test Loads and Waveforms**

Figure 4. AC Test Loads and Waveforms



Parameters	2.5 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V

#### Not

<sup>10.</sup> Tested initially and after any design or process changes that may affect these parameters.




## **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions	s	Min	Typ [11]	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention			1.5	_	-	V
I <sub>CCDR</sub> [12]	Data retention current	V <sub>CC</sub> = 1.5 V,	Industrial / Automotive-A	_	3.2	8	μА
		$\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V, } CE_2 \le 0.2 \text{ V,}$ Automotive-E		_	_	30	
		$(\overline{\text{BHE}} \text{ and } \overline{\text{BLE}}) \ge V_{\text{CC}} - 0.2 \text{ V},$					
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$					
t <sub>CDR</sub> [13]	Chip deselect to data retention time			0	_		ns
t <sub>R</sub> <sup>[14]</sup>	Operation recovery time		CY62157EV30LL-45	45	_	_	ns
			CY62157EV30LL-55	55	_	_	

## **Data Retention Waveform**

Figure 5. Data Retention Waveform [15]



- 11. Typical values <u>are</u> included for reference onl<u>y</u> and are <u>not</u> guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.

  12. Chip enables (CE<sub>1</sub> and CE<sub>2</sub>), byte enables (BHE and BLE) and BYTE (48-pin TSOP I only) need to be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.

  13. Tested initially and after any design or process changes that may affect these parameters.

  14. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 μs or stable at V<sub>CC(min)</sub> ≥ 100 μs.

  15. BHE BLE is the AND of both BHE and BLE. Deselect the chip by either disabling chip enable signals or by disabling both BHE and BLE.



## **Switching Characteristics**

Over the Operating Range

Parameter [16, 17]	Description		ndustrial/ otive-A)	55 ns (Aut	omotive-E)	Unit					
		Min	Max	Min	Max						
Read Cycle											
t <sub>RC</sub>	Read cycle time	45	-	55	_	ns					
t <sub>AA</sub>	Address to data valid	_	45	_	55	ns					
t <sub>OHA</sub>	Data hold from address change	10	_	10	_	ns					
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to data valid	_	45	_	55	ns					
t <sub>DOE</sub>	OE LOW to data valid	_	22	_	25	ns					
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[18]</sup>	5	_	5	_	ns					
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[18, 19]</sup>	_	18	-	20	ns					
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Low Z <sup>[18]</sup>	10	-	10	_	ns					
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to High Z <sup>[18, 19]</sup>	_	18	_	20	ns					
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to power up	0	-	0	_	ns					
t <sub>PD</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to power down	_	45	_	55	ns					
t <sub>DBE</sub>	BLE/BHE LOW to data valid	_	45	_	55	ns					
t <sub>LZBE</sub>	BLE/BHE LOW to Low Z <sup>[18, 20]</sup>	5	-	10	_	ns					
t <sub>HZBE</sub>	BLE/BHE HIGH to High Z <sup>[18, 19]</sup>	_	18	_	20	ns					
Write Cycle [21, 22	2]	<u>.</u>									
t <sub>WC</sub>	Write cycle time	45	_	55	_	ns					
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to write end	35	-	40	_	ns					
t <sub>AW</sub>	Address setup to write end	35	-	40	_	ns					
t <sub>HA</sub>	Address hold from write end	0	-	0	_	ns					
t <sub>SA</sub>	Address setup to write start	0	-	0	_	ns					
t <sub>PWE</sub>	WE pulse width	35	-	40	_	ns					
t <sub>BW</sub>	BLE/BHE LOW to write end	35	-	40	_	ns					
t <sub>SD</sub>	Data setup to write end	25	-	25	_	ns					
t <sub>HD</sub>	Data hold from write end	0	-	0	_	ns					
t <sub>HZWE</sub>	WE LOW to High Z <sup>[18, 19]</sup>		18	_	20	ns					
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[18]</sup>	10	_	10	_	ns					

#### Notes

- 16. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less, timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified l<sub>OL</sub>/l<sub>OH</sub> as shown in the Figure 4 on page 5.
   17. In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the byte enable and/or chip enable signals as described in the Application Notes AN13842 and AN66311. However, the issue has been fixed and in production now, and hence, these Application Notes are no longer applicable. They are available for download on our website as they contain information on the date code of the parts, beyond which the fix has been in production.
- 18. At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZBE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any device.

  19. t<sub>HZCE</sub>, t<sub>HZBE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high-impedance state.

  20. If both byte enables are toggled together, this value is 10 ns.
- 21. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE, BLE or both = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates
- 22. The minimum write cycle time for Write Cycle No. 3 (WE Controlled, OE LOW) should be equal to the sum of tsp and thzwe.

Document Number: 38-05445 Rev. \*S Page 7 of 23



## **Switching Waveforms**

Figure 6. Read Cycle No. 1 (Address Transition Controlled)  $^{[23,\,24]}$ 





Figure 7. Read Cycle No. 2 (OE Controlled) [24, 25]




#### Notes

<sup>23.</sup> The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{|L}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$ , or both =  $V_{|L}$ , and  $\overline{CE}_2 = V_{|H}$ . 24.  $\overline{WE}$  is HIGH for read cycle. 25. Address valid before or similar to  $\overline{CE}_1$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW and  $\overline{CE}_2$  transition HIGH.



Figure 8. Write Cycle No. 1 ( $\overline{\text{WE}}$  Controlled)  $^{[26,\ 27,\ 28]}$ 



#### Notes

<sup>26.</sup> The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE, BLE or both = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that

<sup>27.</sup> Data I/O is high impedance if  $\overline{\text{OE}} = \text{V}_{\text{IH}}$ .

28. If  $\overline{\text{CE}}_1$  goes HIGH and  $\text{CE}_2$  goes LOW simultaneously with  $\overline{\text{WE}} = \text{V}_{\text{IH}}$ , the output remains in a high impedance state.

29. During this period, the I/Os are in output state. Do not apply input signals.



Figure 9. Write Cycle No. 2 ( $\overline{\text{CE}}_1$  or  $\text{CE}_2$  Controlled) [30, 31, 32] **ADDRESS** t<sub>SCE</sub> WE  $t_{\text{BW}}$ BHE/BLE  $t_{HD}$  $t_{SD}$ DATA I/O NOTE 33 VALID DATA

#### Notes

<sup>30.</sup> The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE, BLE or both = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that


<sup>31.</sup> Data I/O is high impedance if  $\overline{\text{OE}} = \text{V}_{\text{IH}}$ .

32. If  $\overline{\text{CE}}_1$  goes HIGH and  $\text{CE}_2$  goes LOW simultaneously with  $\overline{\text{WE}} = \text{V}_{\text{IH}}$ , the output remains in a high impedance state.

33. During this period, the I/Os are in output state. Do not apply input signals.



Figure 10. Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW)  $^{[34,\ 35]}$ 



Notes


34. If  $\overline{CE}_1$  goes HIGH and  $\overline{CE}_2$  goes LOW simultaneously with  $\overline{WE} = V_{IH}$ , the output remains in a high impedance state.

35. The minimum write cycle pulse width should be equal to the sum of tsD and tHZWE.

36. During this period, the I/Os are in output state. Do not apply input signals.



Figure 11. Write Cycle No. 4 (BHE/BLE Controlled, OE LOW) [37]



Notes 37. If  $\overline{\text{CE}}_1$  goes HIGH and  $\text{CE}_2$  goes LOW simultaneously with  $\overline{\text{WE}}$  =  $\text{V}_{\text{IH}}$ , the output remains in a high impedance state. 38. During this period, the I/Os are in output state. Do not apply input signals.



## **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	X <sup>[39]</sup>	Х	Х	Х	Х	High Z	Deselect/power down	Standby (I <sub>SB</sub> )
X <sup>[39]</sup>	L	Χ	Χ	Х	Х	High Z	Deselect/power down	Standby (I <sub>SB</sub> )
X <sup>[39]</sup>	X <sup>[39]</sup>	Х	Х	Н	Н	High Z	Deselect/power down	Standby (I <sub>SB</sub> )
L	Н	Н	L	L	L	Data Out (I/O <sub>0</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	L	Data Out (I/O <sub>0</sub> –I/O <sub>7</sub> ); High Z (I/O <sub>8</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	Н	High Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	Н	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	Н	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	L	Χ	L	L	Data In (I/O <sub>0</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	Н	L	Data In (I/O <sub>0</sub> -I/O <sub>7</sub> ); Write High Z (I/O <sub>8</sub> -I/O <sub>15</sub> )		Active (I <sub>CC</sub> )
L	Н	L	Х	L	Н	High Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data In (I/O <sub>8</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )

Note
39. The 'X' (Don't care) state for the Chip enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




## **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62157EV30LL-45BVI	51-85150	48-ball VFBGA	Industrial
	CY62157EV30LL-45BVIT	51-85150	48-ball VFBGA	
	CY62157EV30LL-45BVXI	51-85150	48-ball VFBGA (Pb-free)	
	CY62157EV30LL-45BVXIT	51-85150	48-ball VFBGA (Pb-free)	
	CY62157EV30LL-45ZSXI	51-85087	44-pin TSOP Type II (Pb-free)	
	CY62157EV30LL-45ZSXIT	51-85087	44-pin TSOP Type II (Pb-free)	
	CY62157EV30LL-45ZXI	51-85183	48-pin TSOP Type I (Pb-free)	
	CY62157EV30LL-45ZXIT	51-85183	48-pin TSOP Type I (Pb-free)	
	CY62157EV30LL-45BVXA	51-85150	48-ball VFBGA (Pb-free)	Automotive-A
	CY62157EV30LL-45BVXAT	51-85150	48-ball VFBGA (Pb-free)	
	CY62157EV30LL-45ZSXA	51-85087	44-pin TSOP Type II (Pb-free)	
	CY62157EV30LL-45ZSXAT	51-85087	44-pin TSOP Type II (Pb-free)	
	CY62157EV30LL-45ZXA	51-85183	48-pin TSOP Type I (Pb-free)	
	CY62157EV30LL-45ZXAT	51-85183	48-pin TSOP Type I (Pb-free)	
55	CY62157EV30LL-55ZSXE	51-85087	44-pin TSOP Type II (Pb-free)	Automotive-E
	CY62157EV30LL-55ZSXET	51-85087	44-pin TSOP Type II (Pb-free)	
	CY62157EV30LL-55ZXE	51-85183	48-pin TSOP Type I (Pb-free)	
	CY62157EV30LL-55ZXET	51-85183	48-pin TSOP Type I (Pb-free)	

Contact your local Cypress sales representative for availability of these parts.

## **Ordering Code Definitions**




Document Number: 38-05445 Rev. \*S Page 14 of 23



## **Package Diagrams**

Figure 12. 48-pin VFBGA (6 × 8 × 1.0 mm) Package Outline, 51-85150



0.44501		DIMENSIONS	
SYMBOL	MIN.	NOM.	MAX.
Α	-	-	1.00
A1	0.16	-	•
A2	-	-	0.81
D		8.00 BSC	
E		6.00 BSC	
D1	5.25 BSC		
E1	3.75 BSC		
MD	8		
ME	6		
n	48		
Ø b	0.25	0.30	0.35
eE		0.75 BSC	
eD	0.75 BSC		
SD	0.375 BSC		
SE	0.375 BSC		

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-2009.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- 4. eREPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.
  SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.
  IN IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE
  MD X ME.
- DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE
  THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.
  WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW
  "SD" OR "SE" = 0.
  - WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.
- \*\*\* MOICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.
   A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.


51-85150 \*I

Document Number: 38-05445 Rev. \*S Page 15 of 23



## Package Diagrams (continued)

Figure 13. 44-pin TSOP II Package Outline, 51-85087




Document Number: 38-05445 Rev. \*S Page 16 of 23



## Package Diagrams (continued)

Figure 14. 48-pin TSOP I (18.4 × 12 × 1.2 mm) Package Outline, 51-85183



SYMBOL	DIMENSIONS		
STIMBUL	MIN.	NOM.	MAX.
Α	_	_	1.20
A1	0.05	_	0.15
A2	0.95	1.00	1.05
b1	0.17	0.20	0.23
b	0.17	0.22	0.27
c1	0.10	_	0.16
С	0.10	_	0.21
D	20.00 BASIC		
D1	18.40 BASIC		
Е	12.00 BASIC		
е	0.50 BASIC		
L	0.50	0.60	0.70
θ	0°	_	8
R	0.08	_	0.20
N		48	

#### NOTES:

1. DIMENSIONS ARE IN MILLIMETERS (mm).

PIN 1 IDENTIFIER FOR STANDARD PIN OUT (DIE UP).

PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN): INK OR LASER MARK.

TO BE DETERMINED AT THE SEATING PLANE G. THE SEATING PLANE IS
DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE
LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.

DIMENSIONS D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE

MOLD PROTRUSION ON E IS 0.15mm PER SIDE AND ON D1 IS 0.25mm PER SIDE.

DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF 6 DIMENSION AT MAX. MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.07mm.

THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.

LEAD COPLANARITY SHALL BE WITHIN 0.10mm AS MEASURED FROM THE SEATING PLANE.

DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.

10. JEDEC SPECIFICATION NO. REF: MO-142(D)DD.

51-85183 \*F

Document Number: 38-05445 Rev. \*S Page 17 of 23



# **Acronyms**

Acronym	Description		
CE	Chip Enable		
CMOS	Complementary Metal Oxide Semiconductor		
I/O	Input/Output		
OE	Output Enable		
RAM	Random Access Memory		
SRAM	Static Random Access Memory		
TSOP	Thin Small Outline Package		
VFBGA	Very Fine-Pitch Ball Grid Array		
WE	Write Enable		

## **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure		
°C	degree Celsius		
MHz	megahertz		
μA	microampere		
μs	microsecond		
mA	milliampere		
mm	millimeter		
ns	nanosecond		
Ω	ohm		
%	percent		
pF	picofarad		
V	volt		
W	watt		

Document Number: 38-05445 Rev. \*S Page 18 of 23



# **Document History Page**

Revision	ECN Submission	Description of Change
**	02940 01/29/200	New data sheet.
- 4	91272 11/19/200	

Document Number: 38-05445 Rev. \*S Page 19 of 23



# **Document History Page** (continued)

Revision	ECN	Submission Date	Description of Change
*B	444306	04/13/2006	Changed status from Preliminary to Final.
			Removed 35 ns speed bin related information in all instances across the document.  Added 55 ns speed bin related information in all instances across the document.
			Added 48-pin TSOP I Package related information in all instances across the document
			Added Automotive Temperature Range related information in all instances across the document.
			Updated Pin Configurations:
			Updated Figure 1 (Replaced DNU with NC in ball E3). Removed Note "DNU pins have to be left floating or tied to V <sub>SS</sub> to ensure proper application."
			and its reference.
			Updated Product Portfolio:
			Removed "L" and "LL" from the part numbers. Updated Electrical Characteristics:
			Changed typical value of $I_{CC}$ parameter from 16 mA to 18 mA corresponding to 45 ns spebin and Test Condition "f = fax = $1/t_{RC}$ ".
			Changed maximum value of $I_{CC}$ parameter from 28 mA to 25 mA corresponding to 45 speed bin and Test Condition "f = fax = $1/I_{RC}$ ".
			Changed maximum value of $I_{CC}$ parameter from 2.3 mA to 3 mA corresponding to 45 r speed bin and Test Condition "f = 1 MHz".
			Updated details in "Test Condition" column corresponding to I <sub>SB1</sub> parameter.
			Changed typical value of $I_{SB1}$ parameter from 0.9 $\mu A$ to 2 $\mu A$ corresponding to 45 ns spebin.
			Changed maximum value of $I_{SB1}$ parameter from 4.5 $\mu A$ to 8 $\mu A$ corresponding to 45 r speed bin.
			Changed typical value of $I_{SB2}$ parameter from 0.9 $\mu A$ to 2 $\mu A$ corresponding to 45 ns spelbin.
			Changed maximum value of $I_{SB2}$ parameter from 4.5 $\mu A$ to 8 $\mu A$ corresponding to 45 r speed bin.
			Updated Thermal Resistance:
			Replaced TBD with values in TSOP II column and updated all remaining values. Updated AC Test Loads and Waveforms:
			Updated Figure 4 (Replaced 50 pF with 30 pF).
			Updated Data Retention Characteristics: Added value in "Typ" column for I <sub>CCDR</sub> parameter.
			Changed maximum value of $I_{CCDR}$ parameter from 4.5 $\mu A$ to 5 $\mu A$ corresponding to Te Condition "Industrial".
			Changed minimum value of t <sub>R</sub> parameter from 100 μs to t <sub>RC</sub> ns. Updated Switching Characteristics:
			Changed minimum value of t <sub>LZOE</sub> parameter from 3 ns to 5 ns corresponding to 45 ns spebin.
			Changed minimum value of t <sub>LZCE</sub> parameter from 6 ns to 10 ns corresponding to 45 ns speed bin.
			Changed maximum value of $t_{\mbox{\scriptsize HZCE}}$ parameter from 22 ns to 18 ns corresponding to 45 speed bin.
			Changed minimum value of t <sub>LZBE</sub> parameter from 6 ns to 5 ns corresponding to 45 ns spebin.
			Changed minimum value of $t_{\text{PWE}}$ parameter from 30 ns to 35 ns corresponding to 45 n speed bin.
			Changed minimum value of $t_{\text{SD}}$ parameter from 22 ns to 25 ns corresponding to 45 ns spebin.
			Changed minimum value of t <sub>LZWE</sub> parameter from 6 ns to 10 ns corresponding to 45 ns speed bin.
			Added Note 20 and referred the same note in t <sub>LZBE</sub> parameter.

Document Number: 38-05445 Rev. \*S Page 20 of 23



# **Document History Page** (continued)

Document Title: CY62157EV30 MoBL, 8-Mbit (512K × 16) Static RAM Document Number: 38-05445				
Revision	ECN	Submission Date	Description of Change	
*B (cont.)	444306	04/13/2006	Updated Ordering Information: Updated part numbers. Removed "Package Name" column. Added "Package Diagram" column.	
*C	467052	06/06/2006	Added 1M × 8 configuration related information in all instances across the document. Updated Ordering Information: Updated part numbers.	
*D	925501	04/09/2007	Removed Automotive-E temperature range related information in all instances across the document.  Added Preliminary Automotive-A related information in all instances across the document. Updated Electrical Characteristics:  Added Note 9 and referred the same note in I <sub>SB2</sub> parameter.  Updated Switching Characteristics:  Added Note 17 and referred the same note in "Parameter" column.	
*E	1045801	05/08/2007	Changed Automotive-A temperature range related information from Preliminary to Final. Updated Electrical Characteristics: Updated Note 9.	
*F	2724889	06/26/2009	Added Automotive-E temperature range related information in all instances across the document. Updated Ordering Information: Updated part numbers. Updated to new template.	
*G	2927528	05/04/2010	Updated Pin Configurations: Updated Figure 3 (Renamed "DNU" pins as "NC"). Updated Truth Table: Added Note 39 and referred the same note in "X" in "CE <sub>1</sub> " and "CE <sub>2</sub> " columns. Updated Package Diagrams: spec 51-85150 – Changed revision from *D to *E. spec 51-85087 – Changed revision from *A to *C. spec 51-85183 – Changed revision from *A to *B. Updated to new template.	
*H	3110053	12/14/2010	Changed Table Footnotes to Notes. Updated Ordering Information: No change in part numbers. Added Ordering Code Definitions.	
*	3269771	05/30/2011	Updated Functional Description: Updated description. Updated Electrical Characteristics: Updated details in "Conditions" column corresponding to I <sub>SB1</sub> and I <sub>SB2</sub> parameters. Updated Data Retention Characteristics: Updated details in "Conditions" and "Min" columns corresponding to I <sub>CCDR</sub> and t <sub>R</sub> parameters. Updated Package Diagrams: spec 51-85150 – Changed revision from *E to *F. Added Acronyms and Units of Measure. Updated to new template. Completing Sunset Review.	
*J	3578601	04/11/2012	Updated Package Diagrams: spec 51-85150 – Changed revision from *F to *G. spec 51-85087 – Changed revision from *C to *D. spec 51-85183 – Changed revision from *B to *C. Completing Sunset Review.	

Document Number: 38-05445 Rev. \*S Page 21 of 23



# **Document History Page** (continued)

Document Title: CY62157EV30 MoBL, 8-Mbit (512K × 16) Static RAM Document Number: 38-05445				
Revision	ECN	Submission Date	Description of Change	
*K	4102449	08/22/2013	Updated Switching Characteristics: Updated Note 17. Updated Package Diagrams: spec 51-85150 – Changed revision from *G to *H. spec 51-85087 – Changed revision from *D to *E. Updated to new template.	
*L	4126231	09/18/2013	Updated Switching Characteristics: Updated Note 17 (Removed last sentence from Note 17 and added the same sentence as a new note namely Note 18).	
*M	4214977	12/09/2013	Updated Pin Configurations: Updated Note 3 (Removed 'NC' mentioned at the end of the note).	
*N	4578508	11/24/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Switching Characteristics: Added Note 22 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 35 and referred the same note in Figure 10.	
*O	4748627	04/30/2015	Updated Package Diagrams: spec 51-85183 – Changed revision from *C to *D. Updated to new template. Completing Sunset Review.	
*P	5320972	06/23/2016	Updated Thermal Resistance: Replaced "two-layer" with "four-layer" in "Test Conditions" column. Updated values of $\Theta_{JA}$ , $\Theta_{JC}$ parameters corresponding to all packages. Updated Ordering Information: Updated part numbers. Updated to new template.	
*Q	5731504	05/10/2017	Updated Package Diagrams: spec 51-85183 – Changed revision from *D to *F. Updated to new template. Completing Sunset Review.	
*R	6517814	03/21/2019	Updated Package Diagrams: spec 51-85150 – Changed revision from *H to *I. Updated to new template.	
*S	6819854	02/28/2020	Updated Features: Updated description. Updated Product Portfolio: Updated all values of "Operating $I_{CC}$ " corresponding to "f = 1 MHz". Updated Electrical Characteristics: Updated all values of $I_{CC}$ parameter corresponding to "45 ns (Industrial/Automotive-A)" and "f = 1 MHz". Updated Thermal Resistance: Updated all values of $\Theta_{JA}$ , $\Theta_{JC}$ parameters corresponding to all packages. Updated Data Retention Characteristics: Updated all values of $I_{CCDR}$ parameter corresponding to Condition "Industrial/Automotive-A". Updated to new template.	



## Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Arm® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

Cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/iot

Memory cypress.com/memory
Microcontrollers cypress.com/mcu
PSoC cypress.com/psoc

Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

## PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

#### **Cypress Developer Community**

Community | Code Examples | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2004–2020. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach."). Cypress disclaims any liability relating to any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or properly damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure o

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 38-05445 Rev. \*S Revised February 28, 2020 Page 23 of 23

MoBL is a registered trademark and More Battery Life is a trademark of Cypress Semiconductor Corporation.