

1-Mbit (128 K × 8) Static RAM

Features

- Pin- and function-compatible with CY7C1019B
- High speed

 □ t_{AA} = 10 ns
- Low active power
 □ I_{CC} = 80 mA @ 10 ns
- Low CMOS standby power
 □ I_{SB2} = 3 mA
- 2.0 V Data retention
- Automatic power-down when deselected
- CMOS for optimum speed/power
- Center power/ground pinout
- Easy memory expansion with $\overline{\text{CE}}$ and $\overline{\text{OE}}$ options
- Functionally equivalent to CY7C1019B
- Available in Pb-free 32-pin 400-Mil wide Molded SOJ and 32-pin TSOP II packages

Functional Description

The CY7C1019D ^[1] is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable (CE), an active LOW Output Enable (OE), and tri-state drivers. This device has an automatic power-down feature that significantly reduces power consumption when deselected. The eight input and output pins (IO₀ through IO₇) are placed in a high-impedance state when:

- Deselected (CE HIGH)
- Outputs are disabled (OE HIGH)
- When the write operation is active (CE LOW, and WE LOW).


Write to the device by taking Chip Enable (\overline{CE}) and Write Enable (WE) inputs LOW. Data on the eight IO pins (IO₀ through IO₇) is then written into the location specified on the address pins (A₀ through A₁₆).

Read from the device by taking Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) LOW while forcing Write Enable (\overline{WE}) HIGH. Under these conditions, the contents of the memory location specified by the address pins appears on the IO pins.

The CY7C1019D device is suitable for interfacing with processors that have TTL I/P levels. It is not suitable for processors that require CMOS I/P levels. Please see Electrical Characteristics on page 4 for more details and suggested alternatives.

For a complete list of related documentation, click here.

Logic Block Diagram



Note

1. For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com.





Contents


Pin Configuration	3
Selection Guide	
Maximum Ratings	4
Operating Range	4
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	11
Ordering Code Definitions	
Package Diagrams	
Acronyms	
Document Conventions	
Units of Measure	14
Document History Page	15
Sales, Solutions, and Legal Information	16
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	16
Cypress Developer Community	
Technical Support	



Pin Configuration

Figure 1. 32-pin SOJ / TSOP II pinout (Top View)



Selection Guide

Description	-10 (Industrial)	Unit
Maximum Access Time	10	ns
Maximum Operating Current	80	mA
Maximum Standby Current	3	mA

Document Number: 38-05464 Rev. *J Page 3 of 16



Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage Temperature-65 °C to +150 °C Ambient Temperature with Power Applied–55 °C to +125 °C Supply Voltage on V $_{CC}$ to Relative GND $^{[2]}$ –0.5 V to +6.0 V

DC Input Voltage [2]	0.5 V to V _{CC} + 0.5 V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	> 2001 V
Latch-up Current	> 200 mA

Operating Range

Range	Ambient Temperature	V _{CC}	Speed
Industrial	–40 °C to +85 °C	$5~V\pm0.5~V$	10 ns

Electrical Characteristics

Over the Operating Range

Davamatav	Decemention	Took Conditions		-10 (Ind	dustrial)	I I m!4
Parameter	Description	Test Conditions		Min	Max	Unit
V _{OH}	H Output HIGH Voltage I _{OH} = -4.0 mA		2.4	_	V	
		I _{OH} = -0.1 mA		_	3.4 ^[3]	
V _{OL}	Output LOW Voltage	I _{OL} = 8.0 mA		_	0.4	V
V _{IH}	Input HIGH Voltage			2.2	V _{CC} + 0.5	V
V _{IL}	Input LOW Voltage [2]					V
I _{IX}	Input Leakage Current	$GND \le V_1 \le V_{CC}$		-1	+1	μΑ
I _{OZ}	Output Leakage Current	$GND \le V_I \le V_{CC}$, Output Disabled	$GND \le V_1 \le V_{CC}$, Output Disabled		+1	μΑ
I _{CC}	V _{CC} Operating Supply Current	$V_{CC} = Max$, $I_{OUT} = 0$ mA, $f = f_{max} = 1/t_{RC}$	100 MHz	_	80	mA
			83 MHz	_	72	mA
			66 MHz	_	58	mA
			40 MHz	_	37	mA
I _{SB1}	Automatic CE Power-Down Current – TTL Inputs	$Max V_{CC}, \overline{CE} \ge V_{IH}, V_{IN} \ge V_{IH} \text{ or } V_{IN} \le V_{IL}, f = f_{max}$		_	10	mA
I _{SB2}	Automatic CE Power-Down Current – CMOS Inputs	$\begin{aligned} &\text{Max V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{CC}} - 0.3 \text{ V}, \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3 \text{ V}, \text{ or V}_{\text{IN}} \leq 0.3 \text{ V}, \text{ f} = \end{aligned}$	Max V_{CC} , $\overline{CE} \ge V_{CC} - 0.3 \text{ V}$, $V_{IN} \ge V_{CC} - 0.3 \text{ V}$, or $V_{IN} \le 0.3 \text{ V}$, f = 0		3	mA

Note

Document Number: 38-05464 Rev. *J Page 4 of 16

V_{IL} (min) = -2.0 V and V_{IH}(max) = V_{CC} + 1 V for pulse durations of less than 5 ns.
 Please note that the maximum V_{OH} limit doesnot exceed minimum CMOS VIH of 3.5V. If you are interfacing this SRAM with 5 V legacy processors that require a minimum V_{IH} of 3.5 V, please refer to Application Note AN6081 for technical details and options you may consider.



Capacitance


Parameter [4]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance $T_A = 25 ^{\circ}\text{C}$, $f = 1 \text{MHz}$, $V_{CC} = 5.0 \text{V}$		6	pF
C _{OUT}	Output capacitance		8	pF

Thermal Resistance


Parameter [4]	Description	Test Conditions	400-Mil Wide SOJ	TSOP II	Unit
Θ_{JA}		Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	56.29	62.22	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		38.14	21.43	°C/W

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms [5]



High Z characteristics:



- 4. Tested initially and after any design or process changes that may affect these parameters.
 5. AC characteristics (except High Z) are tested using the load conditions shown in Figure 2 (a
- AC characteristics (except High Z) are tested using the load conditions shown in Figure 2 (a). High Z characteristics are tested for all speeds using the test load shown in Figure 2 (c).

Document Number: 38-05464 Rev. *J Page 5 of 16




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Max	Unit
V_{DR}	V _{CC} for Data Retention		2.0	-	V
I _{CCDR}	Data Retention Current	$V_{CC} = V_{DR} = 2.0 \text{ V}, \overline{CE} \ge V_{CC} - 0.3 \text{ V}, V_{IN} \ge V_{CC} - 0.3 \text{ V or } V_{IN} \le 0.3 \text{ V}$	-	3	mA
t _{CDR} ^[6]	Chip Deselect to Data Retention Time		0	_	ns
t _R ^[7]	Operation Recovery Time		t _{RC}	_	ns

Data Retention Waveform

Figure 3. Data Retention Waveform



- 6. Tested initially and after any design or process changes that may affect these parameters.
 7. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 50 μs or stable at V_{CC(min)} ≥ 50 μs.

Document Number: 38-05464 Rev. *J



Switching Characteristics

Over the Operating Range

Parameter [8]	Description	-10 (Inc	dustrial)	11!4
Parameter [9]	Description	Min	Max	Unit
Read Cycle			•	
t _{power} [9]	V _{CC} (typical) to the first access	100	_	μS
t _{RC}	Read Cycle Time	10	_	ns
t _{AA}	Address to Data Valid	_	10	ns
t _{OHA}	Data Hold from Address Change	3	_	ns
t _{ACE}	CE LOW to Data Valid	_	10	ns
t _{DOE}	OE LOW to Data Valid	_	5	ns
t _{LZOE}	OE LOW to Low Z	0	_	ns
t _{HZOE}	OE HIGH to High Z [10, 11]	_	5	ns
t _{LZCE}	CE LOW to Low Z [11]	3	_	ns
t _{HZCE}	CE HIGH to High Z [10, 11]	_	5	ns
t _{PU} [12]	CE LOW to Power-Up	0	_	ns
t _{PD} [12]	CE HIGH to Power-Down	_	10	ns
Write Cycle [13	, 14]	·		
t _{WC}	Write Cycle Time	10	_	ns
t _{SCE}	CE LOW to Write End	7	_	ns
t _{AW}	Address Set-Up to Write End	7	_	ns
t _{HA}	Address Hold from Write End	0	_	ns
t _{SA}	Address Set-Up to Write Start	0	_	ns
t _{PWE}	WE Pulse Width	7	_	ns
t _{SD}	Data Set-Up to Write End	6	-	ns
t _{HD}	Data Hold from Write End		-	ns
t _{LZWE}	WE HIGH to Low Z [11]	3	_	ns
t _{HZWE}	WE LOW to High Z [10, 11]	_	5	ns

^{8.} Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I_{QL}/I_{QH} and 30-pF load capacitance.

^{10.} t_{HZOE}, t_{HZOE}, and t_{HZWE} are specified with a load capacitance of 5 pF as in (c) of Figure 2 on page 5. Transition is measured when the outputs enter a high impedance state.

11. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZOE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZOE} for any given device.

12. This parameter is guaranteed by design and is not tested.

The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. CE and WE must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
 The minimum write cycle time for Write Cycle no. 3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.



Switching Waveforms

Figure 4. Read Cycle No. 1 (Address Transition Controlled) [15, 16]





Figure 5. Read Cycle No. 2 (OE Controlled) [16, 17]



Notes

15. Device is continuously selected. \overline{OE} , \overline{CE} = $V_{|L}$.

16. \overline{WE} is HIGH for Read cycle.

17. Address valid prior to or coincident with \overline{CE} transition LOW.



Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 (CE Controlled) [18, 19]





Figure 7. Write Cycle No. 2 (WE Controlled, OE HIGH During Write) [18, 19]



Notes

- 18. Data IO is high impedance if $\overline{OE} = \underline{V_{IH}}$.

 19. If \overline{CE} goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.


 20. During this period the IOs are in the output state and input signals should not be applied.

Document Number: 38-05464 Rev. *J



Switching Waveforms (continued)

Figure 8. Write Cycle No. 3 (WE Controlled, OE LOW) [21, 22]



Notes

^{21.} The minimum write cycle time for <u>Write</u> Cycle no. 3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.

22. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.

23. During this period the IOs are in the output state and input signals should not be applied.



Truth Table


CE	OE	WE	IO ₀ -IO ₇	Mode	Power
Н	Х	Х	High Z	Power-Down	Standby (I _{SB})
L	L	Н	Data Out	Read	Active (I _{CC})
L	Х	L	Data In	Write	Active (I _{CC})
L	Н	Н	High Z	Selected, Outputs Disabled	Active (I _{CC})

Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1019D-10VXI	51-85033	32-pin SOJ (400 Mils) Pb-free	Industrial
	CY7C1019D-10ZSXI	51-85095	32-pin TSOP (Type II) Pb-free	

Please contact your local Cypress sales representative for availability of these parts.

Ordering Code Definitions




Document Number: 38-05464 Rev. *J Page 11 of 16



Package Diagrams

Figure 9. 32-pin SOJ (400 Mils) V32.4 (Molded SOJ V33) Package Outline, 51-85033




51-85033 *E



Package Diagrams (continued)

Figure 10. 32-pin TSOP Type II (20.95 × 11.76 × 1.0 mm) ZS32 Package Outline, 51-85095



51-85095 *B



Acronyms

Acronym	Description		
CE	Chip Enable		
CMOS	Complementary Metal Oxide Semiconductor		
I/O	Input/Output		
OE	Output Enable		
SOJ	Small Outline J-lead		
SRAM	Static Random Access Memory		
TSOP	Thin Small Outline Package		
TTL	Transistor-Transistor Logic		
WE	Write Enable		

Document Conventions

Units of Measure

Symbol	Unit of Measure		
°C	degree Celsius		
MHz	megahertz		
μΑ	microampere		
μs	microsecond		
mA	milliampere		
ms	millisecond		
mm	millimeter		
ns	nanosecond		
Ω	ohm		
%	percent		
pF	picofarad		
V	volt		
W	watt		

Document Number: 38-05464 Rev. *J Page 14 of 16



Document History Page

Document Title: CY7C1019D, 1-Mbit (128 K × 8) Static RAM Document Number: 38-05464						
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change		
**	201560	See ECN	SWI	Advance Information data sheet for C9 IPP		
*A	233715	See ECN	RKF	DC parameters are modified as per EROS (Spec # 01-2165) Pb-free offering in the Ordering Information		
*B	262950	See ECN	RKF	Added T _{power} Spec in Switching Characteristics table Added Data Retention Characteristics table and waveforms Shaded Ordering Information		
*C	307598	See ECN	RKF	Reduced Speed bins to -10 and -12 ns		
*D	520647	See ECN	VKN	Converted from Preliminary to Final Removed Commercial Operating range Removed 12 ns speed bin Added I _{CC} values for the frequencies 83MHz, 66MHz and 40MHz Updated Thermal Resistance table Updated Ordering Information Table Changed Overshoot spec from V _{CC} +2V to V _{CC} +1V in footnote #2		
*E	802877	See ECN	VKN	Changed I _{CC} spec from 60 mA to 80 mA for 100MHz, 55 mA to 72 mA for 83MHz, 45 mA to 58 mA for 66MHz, 30 mA to 37 mA for 40MHz		
*F	3110052	12/14/2010	AJU	Added Ordering Code Definitions. Updated Package Diagrams.		
*G	3245896	05/02/2011	PRAS	Updated Package Diagrams. Added Acronyms and Units of Measure. Updated in new template.		
*H	4038234	06/24/2013	MEMJ	Updated Functional Description. Updated Electrical Characteristics: Added one more Test Condition " I_{OH} = -0.1 mA" for V_{OH} parameter and added maximum value corresponding to that Test Condition. Added Note 3 and referred the same note in maximum value for V_{OH} parameter corresponding to Test Condition " I_{OH} = -0.1 mA". Updated in new template.		
*	4385827	05/21/2014	MEMJ	Updated Package Diagrams: spec 51-85033 – Changed revision from *D to *E. Completing Sunset Review.		
*J	4579569	11/26/2014	MEMJ	Added related documentation hyperlink in page 1.		

Document Number: 38-05464 Rev. *J Page 15 of 16



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory PSoC Touch Sensing USB Controllers Wireless/RF cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2004-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05464 Rev. *J Revised November 26, 2014

Page 16 of 16

All products and company names mentioned in this document may be the trademarks of their respective holders.