

N-channel 250 V, 0.29 Ω typ., 8 A STripFET™ II Power MOSFET in a DPAK package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ΙD
D825K	250 V	0.42 Ω	8 A

- 100% avalanche tested
- 175 °C junction temperature

Applications

Switching applications

Description

This Power MOSFET has been developed using STMicroelectronics' unique STripFET process, which is specifically designed to minimize input capacitance and gate charge. This renders the device suitable for use as primary switch in advanced high-efficiency isolated DC-DC converters for telecom and computer applications, and applications with low gate charge driving requirements.

Table 1: Device summary

Order code	Marking	Package	Packing
D825K	D825K	DPAK	Tape and reel

Contents D825K

Contents

1	Electric	cal ratings	3
2		cal characteristics	
	2.1	Electrical characteristics (curves)	6
3	Test cir	rcuits	8
4	Packag	e information	9
	4.1	DPAK type A package information	9
	4.2	DPAK type C package information	11
	4.3	Packing information	13
5	Revisio	on history	15

D825K Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-sorce voltage	250	V
V _{GS}	Gate-source voltage	± 20	V
I _D	Drain current (continuous) at T _C = 25 °C	8	Α
I _D	Drain current (continuous) at T _C = 100 °C	6	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	32	Α
Ртот	Total dissipation at T _C = 25 °C	72	W
T _{stg}	Storage temperature range	FF to 47F	90
TJ	Operating junction temperature range	- 55 to 175	°C

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	2.08	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	50	°C/W

Notes:

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetetive or not repetetive (pulse width limited by $T_{\text{jmax}})$	8	Α
Eas	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AV}$, $V_{DD} = 50$ V)	110	mJ

⁽¹⁾Pulse width limited by safe operating area.

⁽¹⁾When mounted on FR-4 board of 1 inch², 2 oz Cu

Electrical characteristics D825K

2 Electrical characteristics

(T_C= 25 °C unless otherwise specified)

Table 5: On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	250			V
	Zoro goto voltago Droin	$V_{GS} = 0 \text{ V}, V_{DS} = 250 \text{ V}$			1	μΑ
IDSS	Zero gate voltage Drain current	V _{GS} = 0 V, V _{DS} = 250 V, T _C = 125 °C			50	μΑ
I _{GSS}	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	2		4	V
R _{DS(on)}	Static drain-source on- resistance	V _G S = 10 V, I _D = 4 A		0.29	0.42	Ω

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	500	-	pF
Coss	Output capacitance	V _{DS} = 25 V, f = 1 MHz, V _{GS} = 0 V V _{DD} = 200 V, I _D = 8 A, V _{GS} = 10 V		90	-	pF
Crss	Reverse transfer capacitance			15	-	pF
Qg	Total gate charge			16	-	nC
Q _{gs}	Gate-source charge	(see Figure 14: "Test circuit for	-	3	-	nC
Q _{gd}	Gate-drain charge	gate charge behavior")	-	8	-	nC

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 125 \text{ V}, I_D = 4 \text{ A R}_G = 4.7 \Omega,$	ı	13	ı	ns
tr	Rise time	$V_{GS} = 123 \text{ V, } I_{GS} = 4 \text{ A } \text{ Kg} = 4.7 \Omega,$ $V_{GS} = 10 \text{ V (see Figure 13: "Test})$	-	10	-	ns
t _{d(off)}	Turn-off-delay time	circuit for resistive load switching	-	26	-	ns
t _f	Fall time	times" and)	-	6	-	ns

Downloaded from Arrow.com.

D825K Electrical characteristics

Table 8: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		ı		8	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		ı		32	Α
V _{SD} (2)	Forward on voltage	V _{GS} = 0 V, I _{SD} = 8 A	-		1.5	٧
t _{rr}	Reverse recovery time	$I_{SD} = 8 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	115		ns
Q_{rr}	Reverse recovery charge	V _{DD} = 50 V (see Figure 15: "Test circuit for inductive	ı	470		nC
I _{RRM}	Reverse recovery current	load switching and diode recovery times")	-	8.5		Α
t _{rr}	Reverse recovery time	$I_{SD} = 8 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	130		ns
Qrr	Reverse recovery charge	$V_{DD} = 50 \text{ V}, T_j = 150 \text{ °C}$ (see Figure 15: "Test circuit	-	580		nC
I _{RRM}	Reverse recovery current	for inductive load switching and diode recovery times")	-	9.5		Α

Notes:





⁽¹⁾Pulse width is limited by safe operating area


 $^{^{(2)}\}text{Pulse}$ test: pulse duration = 300 $\mu\text{s},$ duty cycle 1.5%


Electrical characteristics D825K


2.1 Electrical characteristics (curves)















6/16 DocID028928 Rev 1


D825K Electrical characteristics











Test circuits D825K

3 Test circuits

Figure 13: Test circuit for resistive load switching times


Figure 14: Test circuit for gate charge behavior


12 V 47 KΩ 100 Ω D.U.T.


VGS 1 KΩ 100 Ω D.U.T.

AM01489v1

Figure 15: Test circuit for inductive load switching and diode recovery times







577

8/16 DocID028928 Rev 1

D825K Package information

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 DPAK type A package information

THERMAL PAD c2 L2 **b**(2x) R SEATING PLANE (L1) 0,25 0068772_A_21


Figure 19: DPAK (TO-252) type A package outline

\7/

Table 9: DPAK (TO-252) type A mechanical data

D	,	mm	
Dim.	Min.	Тур.	Max.
А	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
E	6.40		6.60
E1	4.60	4.70	4.80
е	2.16	2.28	2.40
e1	4.40		4.60
Н	9.35		10.10
L	1.00		1.50
(L1)	2.60	2.80	3.00
L2	0.65	0.80	0.95
L4	0.60		1.00
R		0.20	
V2	0°		8°

Figure 20: DPAK (TO-252) recommended footprint (dimensions are in mm)



577

D825K Package information

4.2 DPAK type C package information

Figure 21: DPAK (TO-252) type C package outline




Table 10: DPAK (TO-252) type C mechanical data

Di		mm	
Dim.	Min.	Тур.	Max.
A	2.20	2.30	2.38
A1	0.90	1.01	1.10
A2	0.00		0.10
b	0.72		0.85
b4	5.13	5.33	5.46
С	0.47		0.60
c2	0.47		0.60
D	6.00	6.10	6.20
D1	5.25		
Е	6.50	6.60	6.70
E1	4.70		
е	2.186	2.286	2.386
Н	9.80	10.10	10.40
L	1.40	1.50	1.70
L1		2.90 REF	
L2	0.90		1.25
L3		0.51 BSC	
L4	0.60	0.80	1.00
θ1	5°	7°	9°
θ2	5°	7°	9°
V2	0°		8°

D825K Package information





Figure 22: DPAK (TO-252) recommended footprint (dimensions are in mm)

Packing information 4.3

Figure 23: DPAK (TO-252) tape outline



577

40mm min. access hole at slot location С Ν G measured Tape slot at hub in core for Full radius tape start 2.5mm min.width

Figure 24: DPAK (TO-252) reel outline

Table 11: DPAK (TO-252) tape and reel mechanical data

Таре			Reel		
Dim.	mm		Dim	mm	
	Min.	Max.	Dim.	Min.	Max.
A0	6.8	7	А		330
В0	10.4	10.6	В	1.5	
B1		12.1	С	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
Е	1.65	1.85	N	50	
F	7.4	7.6	Т		22.4
K0	2.55	2.75			
P0	3.9	4.1	Base qty. 2500		2500
P1	7.9	8.1	Bulk qty. 2500		2500
P2	1.9	2.1			
R	40				
Т	0.25	0.35			
W	15.7	16.3			

AM06038v1

D825K Revision history

5 Revision history

Table 12: Document revision history

Date	Revision	Changes
27-Jan-2016	1	First release.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

