Product Preview Integrated Driver and MOSFET

The NCP5368 integrates a MOSFET driver, high-side MOSFET and low-side MOSFET into a 5 mm x 5 mm QFN package. The driver and MOSFETs have been optimized for high-current DC-DC buck power conversion applications. The NCP5368 integrated solution greatly reduces package parasitics and board space compared to a discrete component solution and is designed to work with the NCP81111 controller.

Features

- Capable of Switching Frequencies of 5 MHz or Higher
- Capable of Output Currents up to 23 A, 40 A Pk
- Internal Bootstrap Diode
- Undervoltage Lockout
- SMOD Control turns off LS MOSFET
- These are Pb–Free Devices





Figure 1. Application Schematic



ON Semiconductor®

http://onsemi.com




XXXXX	= Specific Device Code
А	= Assembly Location
WL	= Wafer Lot
YY	= Year
WW	= Work Week
G	= Pb-Free Package

ORDERING INFORMATION


Device	Package	Shipping [†]
NCP5368MNTXG	QFN32 (Pb–Free)	2500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.



(Top View)





PIN FUNCTION TABLE

Pin No.	Pin Name	Description
29	VCINP	Power for Driver
30	VCIN	Control Power for Driver
13–16, 25, 28, 35	PGND	Power Ground (Note: Pins 35 and 33 are solder pads on the Low Side FET and driver respectively)
4	BOOT	Bootstrap Voltage
5	GH	High Side FET Gate Access
6	PHASE	Provides a return path for the high side driver of the internal IC. Place a high frequency ceramic capacitor of 0.1 μ F to 1.0 μ F from this pin to BOOT pin.
7–12, 34	VIN	Input Voltage (Note: Pin 34 is the solder pad of the high side FET)
17–24	VSWH	Switch Node Output
26–27,36	GL	Low-side FET Gate Access
1	SMOD	SMOD Control Input
2,33	CGND	Control Ground
31	EN	Enable Input
32	PWM	PWM Control Input
3	TEST	Test Mode

ABSOLUTE MAXIMUM RATINGS

Pin Symbol	Pin Name	Min	Мах
VCIN	Control Input Voltage	–0.3 V	6.5 V
VCINP	Low–Side Gate Driver Power	–0.3 V	6.5 V
VIN	Power Input Voltage	–0.3 V	15 V
BOOT	Bootstrap Voltage	–0.3 V wrt/VSWH	22 V wrt/PGND 30 V < 50 ns wrt/PGND 6.5 V wrt/VSWH
VSWH	Switch Node Output	–0.3 V	15 V 25 V < 5 ns
PWM	PWM Drive Logic	–0.3 V	6.5 V
EN	Enable	–0.3 V	6.5 V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

THERMAL CHARACTERISTICS

Rating	Symbol	Value	Unit
Thermal Resistance, High–Side FET	$R_{\Theta JPCB}$	2.8	°C/W
Thermal Resistance, Low–Side FET	$R_{\Theta JPCB}$	3.0	°C/W
Operating Junction Temperature	Τ _J	-40 to 150	°C
Storage Temperature	Τ _S	-55 to 150	°C
Moisture Sensitivity Level	MSL	3	

OPERATING RANGES

Rating	Symbol	Min	Тур	Max	Unit
Control Input Voltage	VCIN	4.5	5	5.5	V
Low-Side Gate Driver Power	VCINP	4.5	5	5.5	V
Input Voltage	VIN	4.5	5	13	V

ELECTRICAL CHARACTERISTICS

(Note 1) (VCIN = 5 V, VIN = 5 V, $T_A = -10^{\circ}C$ to +100°C, unless otherwise noted.)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
SUPPLY CURRENT			•			
VCIN Current (normal mode)		EN = 5V, PWM = OSC, FSW = 5 MHz		55		mA
VCIN Current (shutdown mode)		EN = GND		15	30	μA
UNDERVOLTAGE LOCKOUT				•		
UVLO Startup			3.6	3.75	3.9	V
UVLO Hysteresis			150	200	250	mV
BOOTSTRAP DIODE						
Forward Voltage		VCIN = 5 V, forward bias current = 2 mA	0.1	0.4	0.6	V
PWM INPUT			•			
PWM Input Voltage High	V _{PWM_HI}		4.0			V
PWM Input Voltage Hysteresis				1.3		V
PWM Input Voltage Low	V _{PWM_LO}				1.0	V
PWM Input Leakage					50	nA
PWM Input High to SWN High Delay		VCIN = 5 V		12		ns
PWM Input Low to SWN Low Delay		VCIN = 5 V		10		ns
EN						
Input Voltage High	V _{EN_HI}		4.0			V
Hysteresis	V _{EN_LO}			1.3		V
Input Voltage Low					1.0	V
Output Disable Leakage					50	nA
Low to SWN Open Delay		VCIN = 5 V		8.0		ns
SMOD INPUT						
Input Voltage High	V _{EN_HI}		4.0			V
Hysteresis	V _{EN_LO}			1.3		V
Input Voltage Low					1.0	mV
Leakage					50	nA
Low to Bottom Gate Low Delay		VCIN = 5 V		6.0		ns

Performance guaranteed over the indicated operating temperature range by design and/or characterization tested at T_J = T_A = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

APPLICATIONS INFORMATION

Theory of Operation

The NCP5368 is an integrated driver and MOSFET module designed for use in a synchronous buck converter topology. With EN and SMOD in an enabled state, a single PWM input signal is all that is required to properly drive the high–side and low–side MOSFETs.

Low-Side Driver

The low–side driver is designed to drive a ground–referenced low RDS(on) N–Channel MOSFET. The voltage rail for the low–side driver is internally connected to VCINP and PGND.

High-Side Driver

The high–side driver is designed to drive a floating low RDS(on) N–channel MOSFET. The gate voltage for the high side driver is developed by a bootstrap circuit referenced to Switch Node (VSWH) through the PHASE pin.

The bootstrap circuit is comprised of the internal diode and an external bootstrap capacitor. When the NCP5368 is starting up, the VSWH pin is at ground, so the bootstrap capacitor will charge up to VCIN through the bootstrap diode See Figure 1. When the PWM input goes high, the high–side driver will begin to turn on the high–side MOSFET using the stored charge of the bootstrap capacitor. As the high–side MOSFET turns on, the VSWH pin will rise. When the high–side MOSFET is fully on, the switch node will be at 5 V, and the BST pin will be at 5 V plus the charge of the bootstrap capacitor (approaching 10 V). The bootstrap capacitor is recharged when the switch node goes low during the next cycle.

Power Supply Decoupling

The NCP5368 can source and sink relatively large currents to the gate pins of the MOSFETs. In order to maintain a constant and stable supply voltage (VCINP, VCIN) a low ESR capacitor should be placed near the power and ground pins. A 1 μ F to 4.7 μ F multi layer ceramic capacitor (MLCC) is usually sufficient, using multiple capacitors in parallel to minimize the inductance is recommended.


Input Pins

The PWM, EN, and the SMOD pins of the NCP5368 have internal protection for Electro Static Discharge (ESD), but in normal operation they present a relatively high input impedance. If the PWM controller does not have internal pull-down resistors, they should be added externally to ensure that the driver outputs do not go high before the controller has reached its under voltage lockout threshold.

Bootstrap Circuit

The bootstrap circuit uses a charge storage capacitor (CBST) and the internal diode. The bootstrap capacitor must have a voltage rating that is able to withstand twice the maximum supply voltage. A minimum 50 V rating is recommended. A bootstrap capacitance greater than 10 nF and a minimum 50 V rating is recommended. A good quality ceramic capacitor should be used.

PACKAGE DIMENSIONS



ON Semiconductor and a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright l

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

Downloaded from Arrow.com.