

STH130N8F7-2

N-channel 80 V, 4.2 mΩ typ., 110 A STripFET™ F7 Power MOSFET in an H²PAK-2 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R DS(on)max.	ΙD	Р тот
STH130N8F7-2	80 V	5.0 mΩ	110 A	205 W

- Among the lowest R_{DS(on)} on the market
- Excellent FoM (figure of merit)
- Low C_{rss}/C_{iss} ratio for EMI immunity
- High avalanche ruggedness

Applications

• Switching applications

Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Table 1: Device summary

Order code	Marking	Package	Packaging
STH130N8F7-2	130N8F7	H²PAK-2	Tape and reel

March 2017 DocID027283 Rev 2 1/15

Contents STH130N8F7-2

Contents

1	Electric	Electrical ratings3			
2	Electric	cal characteristics	4		
	2.1	Electrical characteristics (curves)	6		
3	Test cir	rcuits	8		
4	Packag	e information	9		
	4.1	H ² PAK-2 package information	10		
	4.2	H ² PAK-2 packing information	12		
5	Revisio	on history	14		



STH130N8F7-2 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V _{DS}	Drain-source voltage	80	V	
V_{GS}	Gate-source voltage	±20	V	
I _D	Drain current (continuous) at T c= 25 °C	110	Α	
I _D	Drain current (continuous) at T c= 100 °C	100	Α	
I _{DM} ⁽¹⁾	Drain current (pulsed)	440	Α	
Ртот	Total dissipation at T c= 25 °C 205			
E _{AS} ⁽²⁾	Single pulse avalanche energy	320	mJ	
Tj	Operating junction temperature range			
T _{stg}	Storage temperature range	-55 to 175 °C		

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	0.73	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	35	°C/W

Notes:

⁽¹⁾Pulse width is limited by safe operating area

 $^{^{(2)}}Starting~T_j$ =25 °C, I_D = 55 A, V_{DD} = 40 V

⁽¹⁾When mounted on FR-4 board of 1inch², 2 oz Cu

Electrical characteristics STH130N8F7-2

2 Electrical characteristics

(T CASE = 25 °C unless otherwise specified)

Table 4: On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 250 μA	80			V
	Zoro goto voltago drain	V _{GS} = 0 V, V _{DS} = 80 V			1	μΑ
IDSS	Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 80 V, T _J =125 °C ⁽¹⁾			100	μΑ
Igss	Gate-source leakage current	V _{DS} = 0 V, V _{GS} = 20 V			100	nA
V _{GS(th)}	Gate threshold voltage	V _{DS} = V _{GS} , I _D = 250 μA	2.5		4.5	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 55 A		4.2	5.0	mΩ

Notes:

Table 5: Dynamic

Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	4500	ı	pF
Coss	Output capacitance	$V_{DS} = 25 \text{ V, f} = 1 \text{ MHz,}$	-	1100	ı	pF
Crss	Reverse transfer capacitance	V _{GS} = 0 V	-	110	-	pF
Qg	Total gate charge	V _{DD} = 40 V, I _D = 110 A,	-	60	-	nC
Qgs	Gate-source charge	$V_{GS} = 0 \text{ to } 10 \text{ V}$	-	25	-	nC
Q_{gd}	Gate-drain charge	Figure 14: "Test circuit for gate charge behavior"	-	15	ı	nC

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 40 V, I _D = 55 A, R _G = 4.7	ı	140	-	ns
tr	Rise time	Ω, V _{GS} = 10 V	ı	210	-	ns
t _{d(off)}	Turn-off-delay time	Figure 13: "Test circuit for resistive load switching	1	190	-	ns
tf	Fall time	times" and Figure 18: "Switching time waveform"	-	120	-	ns

Downloaded from Arrow.com.

 $^{^{(1)}}$ Defined by design, not subject to production test.

Table 7: Source drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD}	Forward on voltage	I _{SD} = 110 A, V _{GS} = 0 V	-		1.2	V
t _{rr}	Reverse recovery time	I _{SD} = 110 A, di/dt = 100 A/μs,	-	45		ns
Qrr	Reverse recovery charge	V _{DD} = 80 V, T _j = 150 °C Figure 15: "Test circuit for - 54				nC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times"	-	2.5		Α

Notes:



 $^{^{(1)}}$ Pulse test: pulse duration = 300 μ s, duty cycle 1.5%

2.1 Electrical characteristics (curves)






Figure 4: Output characteristics

GADG0703201712520CH

V_{GS} = 10 V

V_{GS} = 9 V


V_{GS} = 8 V


V_{GS} = 7 V


V_{GS} = 6 V

V_{GS} = 5 V

V_{GS} = 6 V







6/15 DocID027283 Rev 2

STH130N8F7-2 Electrical characteristics

Figure 8: Static drain-source on-resistance $R_{DS(on)}$ $(m\Omega)$ 4.6 $V_{GS} = 10 \text{ V}$

4.2

4.0

3.8 0

20

40

Figure 9: Source-drain diode forward characteristics GIPG100320171246SDF 1.1 T_i = -55 °C 1.0 0.9 T_j = 25 °C 0.8 0.7 T_i = 175 °C 0.6 0.5 $\overline{I}_{SD}(A)$ 20 40 60 80 100

Figure 10: Normalized gate threshold voltage vs. temperature

60

80

100

 $\overline{\mathsf{I}}_{\mathsf{D}}\left(\mathsf{A}\right)$





Figure 11: Normalized on-resistance vs temperature R_{DS(on)} (norm.) GADG100320171302RON V_{GS} = 10 V 1.8 I_D = 55 A 1.6 1.4 1.2 0.8 0.6<u>L</u> -75 -25 25 75 125 175 T_i (°C)

Figure 12: Normalized $V_{(BR)DSS}$ vs. temperature





Test circuits STH130N8F7-2

3 Test circuits

Figure 13: Test circuit for resistive load switching times







Figure 15: Test circuit for inductive load switching and diode recovery times







577

8/15 DocID027283 Rev 2


4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.



4.1 H²PAK-2 package information

Figure 19: H²PAK-2 package outline




577

Table 8: H²PAK-2 package mechanical data

Table 6. H-PAR-2 package mechanical data			
Dim.		mm	
Dilli.	Min.	Тур.	Max.
А	4.30		4.70
A1	0.03		0.20
С	1.17		1.37
е	4.98		5.18
E	0.50		0.90
F	0.78		0.85
Н	10.00		10.40
H1	7.40		7.80
L	15.30	-	15.80
L1	1.27		1.40
L2	4.93		5.23
L3	6.85		7.25
L4	1.5		1.7
M	2.6		2.9
R	0.20		0.60
V	0°		8°

Figure 20: H²PAK-2 recommended footprint



Package information STH130N8F7-2

4.2 H²PAK-2 packing information

Figure 21: Tape outline





Figure 22: Reel outline



12/15 DocID027283 Rev 2

Table 9: Tape and reel mechanical data

	Таре			Reel	
Dim.	n	nm	Dim.	m	m
Dilli.	Min.	Max.	Dilli.	Min.	Max.
A0	10.5	10.7	Α		330
B0	15.7	15.9	В	1.5	
D	1.5	1.6	С	12.8	13.2
D1	1.59	1.61	D	20.2	
E	1.65	1.85	G	24.4	26.4
F	11.4	11.6	N	100	
K0	4.8	5.0	Т		30.4
P0	3.9	4.1			
P1	11.9	12.1	Base q	uantity	1000
P2	1.9	2.1	Bulk quantity		1000
R	50				
Т	0.25	0.35			
W	23.7	24.3			



Revision history STH130N8F7-2

5 Revision history

Table 10: Document revision history

Date	Revision	Changes
10-Dec-2014	1	First release.
13-Mar-2017	2	Datasheet promoted from preliminary data to production data. Modified features table on cover page. Modified Table 2: "Absolute maximum ratings", Table 3: "Thermal data", Table 4: "On/off states", Table 5: "Dynamic", Table 6: "Switching times" and Table 7: "Source drain diode". Added Section 2.1: "Electrical characteristics (curves)" Minor text changes.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

