

STFW69N65M5 STW69N65M5

Datasheet – production data

N-channel 650 V, 0.037 Ωtyp., 58 A MDmesh[™] V Power MOSFET in TO-3PF and TO-247 packages

Features

Order codes	V _{DSS} @ T _{Jmax}	R _{DS(on)} max	Ι _D
STFW69N65M5	710 V	< 0.045 Ω	58 A
STW69N65M5	710 0	< 0.040 32	50 M

- Worldwide best R_{DS(on)} * area
- Higher V_{DSS} rating and high dv/dt capability
- Excellent switching performance
- 100% avalanche tested

Applications

Switching applications

Description

These devices are N-channel MDmesh[™] V Power MOSFETs based on an innovative proprietary vertical process technology, which is combined with STMicroelectronics' well-known PowerMESH[™] horizontal layout structure. The resulting product has extremely low onresistance, which is unmatched among siliconbased Power MOSFETs, making it especially suitable for applications which require superior power density and outstanding efficiency.




Figure 1. Internal schematic diagram




Table 1. Device summary

Order codes	Marking	Package	Packaging
STFW69N65M5	69N65M5	TO-3PF	Tube
STW69N65M5	CINCOMED	TO-247	Tube

September 2012

Doc ID 022906 Rev 2

www.st.com

This is information on a product in full production.

Contents

1	Electrical ratings
2	Electrical characteristics
	2.1 Electrical characteristics (curves) 6
3	Test circuits
4	Package mechanical data 10
5	Revision history15



1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter		Value	
Symbol	Farameter	TO-3PF	TO-247	– Unit
V _{GS}	Gate-source voltage	±	25	V
I _D	Drain current (continuous) at $T_C = 25 \ ^{\circ}C$	58 ⁽¹⁾	58	А
I _D	Drain current (continuous) at $T_C = 100 \ ^{\circ}C$	36.5 ⁽¹⁾	36.5	А
I _{DM} ⁽²⁾	Drain current (pulsed)	232 (1)	232	А
P _{TOT}	Total dissipation at $T_C = 25 \ ^{\circ}C$	79	330	W
dv/dt ⁽³⁾	Peak diode recovery voltage slope	15		V/ns
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t=1s; Tc=25°C)	3500		v
T _{stg}	Storage temperature	- 55 to 150		°C
Тj	Max. operating junction temperature	15	50	°C

1. Limited by maximum junction temperature.

2. Pulse width limited by safe operating area

3. $I_{SD} \leq 58$ A, di/dt \leq 400 A/µs; V_{DS peak} < V_{(BR)DSS}, V_{DD}=400 V

Table 3.Thermal data

Symbol	Parameter	Value		Unit
Symbol	Falanetei	TO-3PF	TO-247	Om
R _{thj-case}	Thermal resistance junction-case max	1.58	0.38	°C/W
R _{thj-amb}	Thermal resistance junction-ambient max	50		°C/W

Table 4. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetetive or not repetetive (pulse width limited by T_{jmax})	12	А
E _{AS}	Single pulse avalanche energy (starting t_j =25°C, I_d = I_{AR} ; V_{dd} =50)	1410	mJ



2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

					1	
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$I_{D} = 1 \text{ mA}, V_{GS} = 0$	650			V
I _{DSS}	Zero gate voltage drain current (V _{GS} = 0)	V _{DS} = 650 V V _{DS} = 650 V, T _C =125 °C			1 100	μΑ μΑ
I _{GSS}	Gate-body leakage current (V _{DS} = 0)	V _{GS} = ± 25 V			± 100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 29 A		0.037	0.045	Ω

Table 5. On /off states

Table 6. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss} C _{oss} C _{rss}	Input capacitance Output capacitance Reverse transfer capacitance	V _{DS} = 100 V, f = 1 MHz, V _{GS} = 0	-	6420 170 11	-	pF pF pF
C _{o(tr)} ⁽¹⁾	Equivalent capacitance time related	V _{DS} = 0 to 520 V, V _{GS} = 0	-	536	-	pF
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related	$v_{\rm DS} = 0.10.320$ v, $v_{\rm GS} = 0.000$	-	146	-	pF
R _G	Intrinsic gate resistance	f = 1 MHz open drain	-	1.2	-	Ω
Q _g Q _{gs} Q _{gd}	Total gate charge Gate-source charge Gate-drain charge	V_{DD} = 520 V, I_D = 29 A, V_{GS} = 10 V (see <i>Figure 18</i>)	-	143 38 64	-	nC nC nC

1. Time related is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

2. Energy related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}



	e interning timee					
Symbol	Parameter	Test conditions	Min.	Тур.	Мах	Unit
$\begin{array}{c} t_{d(v)} \\ t_{r(v)} \\ t_{f(i)} \\ t_{c(off)} \end{array}$	Voltage delay time Voltage rise time Current fall time Crossing time	$V_{DD} = 400 \text{ V}, \text{ I}_{D} = 38 \text{ A},$ $R_{G} = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see <i>Figure 19</i> and <i>Figure 22</i>)	-	102 13.5 10 19	-	ns ns ns ns

Table 7. Switching times

Table 8.Source drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD} I _{SDM} ⁽¹⁾	Source-drain current Source-drain current (pulsed)		-		58 232	A A
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 58 A, V _{GS} = 0	-		1.5	V
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	I _{SD} = 58 A, di/dt = 100 A/μs V _{DD} = 100 V (see <i>Figure 19</i>)	-	480 11 46		ns μC Α
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	I _{SD} = 58 A, di/dt = 100 A/μs V _{DD} = 100 V, T _j = 150 °C (see <i>Figure 19</i>)	-	592 16 53		ns μC Α

1. Pulse width limited by safe operating area.


2. Pulsed: pulse duration = 300 μ s, duty cycle 1.5%



2.1 **Electrical characteristics (curves)**












Figure 7. **Transfer characteristics**

10-3

1 1 1 1 1

SINGLE PULSE

10⁻⁴

-

ШE

0.05

0.02


0.01

10-2

 $\delta = 0.5$

0.2

0.1



Thermal impedance for TO-247

 $\delta = t_p / \tau$

10-1

 $Z_{th} = k R_{thJ-c}$

10⁰ † p (s)

6/16








Figure 8. Gate charge vs gate-source voltage Figure 9. Static drain-source on-resistance











Figure 12. Normalized gate threshold voltage Figure 13. vs temperature

Normalized on-resistance vs temperature









Figure 16. Switching losses vs gate resistance⁽¹⁾




1. Eon including reverse recovery of a SiC diode

8/16

STFW69N65M5, STW69N65M5


57

Figure 15. Normalized B_{VDSS} vs temperature



3 Test circuits

Figure 17. Switching times test circuit for resistive load









Figure 18. Gate charge test circuit













Figure 22. Switching time waveform





4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

10/16




Dim.		mm	
Dim.	Min.	Тур.	Max.
А	5.30		5.70
С	2.80		3.20
D	3.10		3.50
D1	1.80		2.20
E	0.80		1.10
F	0.65		0.95
F2	1.80		2.20
G	10.30		11.50
G1		5.45	
Н	15.30		15.70
L	9.80	10	10.20
L2	22.80		23.20
L3	26.30		26.70
L4	43.20		44.40
L5	4.30		4.70
L6	24.30		24.70
L7	14.60		15
Ν	1.80		2.20
R	3.80		4.20
Dia	3.40		3.80

 Table 9.
 TO-3PF mechanical data



Figure 23. TO-3PF drawing



12/16



Dim.		mm.	
Dini.	Min.	Тур.	Max.
A	4.85		5.15
A1	2.20		2.60
b	1.0		1.40
b1	2.0		2.40
b2	3.0		3.40
С	0.40		0.80
D	19.85		20.15
E	15.45		15.75
e	5.30	5.45	5.60
L	14.20		14.80
L1	3.70		4.30
L2		18.50	
ØP	3.55		3.65
ØR	4.50		5.50
S	5.30	5.50	5.70

Table 10. TO-247 mechanical data






Figure 24. TO-247 drawing





5 Revision history

Table 11.	Document revision history
-----------	---------------------------

Date	Revision	Changes
27-Feb-2012	1	First release.
28-Sep-2012	2	 Modified: note 3 of Table 2, values in Table 4, typ. values in Table 6, 7 and 8 Curves inserted Minor text changes



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

16/16

