



# N-channel 600 V, 255 m $\Omega$ typ., 11 A MDmesh M6 Power MOSFET in a PowerFLAT 8x8 HV package



#### PowerFLAT 8x8 HV





## **Product status link** STL19N60M6

Product summary		
Order code	STL19N60M6	
Marking	19N60M6	
Package	PowerFLAT 8x8 HV	
Packing	Tape and reel	

#### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	l <sub>D</sub>
STL19N60M6	600 V	308 mΩ	11 A

- Reduced switching losses
- Lower R<sub>DS(on)</sub> per area vs previous generation
- Low gate input resistance
- 100% avalanche tested
- Zener-protected

### **Applications**

- Switching applications
- LLC converters
- Boost PFC converters

#### **Description**

The new MDmesh M6 technology incorporates the most recent advancements to the well-known and consolidated MDmesh family of SJ MOSFETs. STMicroelectronics builds on the previous generation of MDmesh devices through its new M6 technology, which combines excellent R<sub>DS(on)</sub> per area improvement with one of the most effective switching behaviors available, as well as a user-friendly experience for maximum end-application efficiency.



# 1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
$V_{GS}$	Gate-source voltage	±25	V
I-	Drain current (continuous) at T <sub>C</sub> = 25 °C	11	Α
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	6.9	Α
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	38	Α
P <sub>TOT</sub>	Total power dissipation at T <sub>C</sub> = 25 °C	90	W
dv/dt (2)	Peak diode recovery voltage slope	15	V/ns
dv/dt (3)	MOSFET dv/dt ruggedness	100	V/ns
T <sub>stg</sub>	Storage temperature range	-55 to 150	°C
T <sub>J</sub>	Operating junction temperature range	-55 to 150	

- 1. Pulse width limited by safe operating area.
- 2.  $I_{SD} \le 11$  A,  $di/dt \le 400$  A/ $\mu s$ ;  $V_{DS}$  (peak)  $< V_{(BR)DSS}$ ,  $V_{DD} = 400$  V.
- 3.  $V_{DS} \le 480 \ V$ .

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	1.39	°C/W
R <sub>thj-pcb</sub> (1)	Thermal resistance junction-pcb	45	°C/W

1. When mounted on FR-4 board of inch², 2oz Cu.

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by T <sub>J</sub> max)	2.7	Α
E <sub>AS</sub>	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AR}$ ; $V_{DD} = 50$ V)	210	mJ

DS13180 - Rev 1 page 2/14



## 2 Electrical characteristics

 $T_C$  = 25 °C unless otherwise specified

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	600			V
lass	Zoro goto voltago drain aurrent	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 600 V			1	μA
I <sub>DSS</sub>	Zero gate voltage drain current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 600 V, T <sub>C</sub> = 125 °C <sup>(1)</sup>			100	μA
I <sub>GSS</sub>	Gate-body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±25 V			±5	μA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_{D} = 250 \mu A$	3.25	4	4.75	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 6.5 A		255	308	mΩ

<sup>1.</sup> Defined by design, not subject to production test.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	650	-	pF
C <sub>oss</sub>	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz, V <sub>GS</sub> = 0 V	-	45	-	pF
C <sub>rss</sub>	Reverse transfer capacitance		-	2	-	pF
Coss eq. (1)	Equivalent output capacitance	V <sub>DS</sub> = 0 to 480 V, V <sub>GS</sub> = 0 V	-	123	-	pF
R <sub>G</sub>	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> = 0 A	-	4.6	-	Ω
Qg	Total gate charge	V <sub>DD</sub> = 480 V, I <sub>D</sub> = 13 A, V <sub>GS</sub> = 0 to 10 V (see Figure 14. Test circuit for gate	-	16.8	-	nC
Q <sub>gs</sub>	Gate-source charge		-	4.5	-	nC
$Q_{gd}$	Gate-drain charge	charge behavior)	-	8.4	-	nC

<sup>1.</sup>  $C_{\text{oss eq.}}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{\text{oss}}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ .

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 300 V, I <sub>D</sub> = 6.5 A,	-	16	-	ns
t <sub>r</sub>	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	-	7	-	ns
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 13. Switching times test		28	-	ns
t <sub>f</sub>	Fall time	Figure 18. Switching time waveform)	-	9	-	ns

DS13180 - Rev 1 page 3/14



Table 7. Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		11	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		38	Α
V <sub>SD</sub> (2)	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 11 A	-		1.6	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 13 A, di/dt = 100 A/µs, V <sub>DD</sub> = 60 V		208		ns
Q <sub>rr</sub>	Reverse recovery charge	(see Figure 15. Test circuit for inductive	-	1.9		μC
I <sub>RRM</sub>	Reverse recovery current	load switching and diode recovery times)	-	18		Α
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 13 A, di/dt = 100 A/µs,	-	290		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 60 V, T <sub>J</sub> = 150 °C	-	2.9		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	20		Α


<sup>1.</sup> Pulse width is limited by safe operating area.


<sup>2.</sup> Pulsed: pulse duration =  $300 \mu s$ , duty cycle 1.5%.





### 2.1 Electrical characteristics (curves)














DS13180 - Rev 1 page 5/14






Figure 8. Output capacitance stored energy E<sub>OSS</sub> (µJ) GADG311020181207EOS 6 5 3 300 400 500 600 V<sub>DS</sub> (V)

temperature V<sub>GS(th)</sub> (norm.) GIPG311020181049VTH I<sub>D</sub> =250 A 1.1 1.0 0.9 0.8 0.7 0.6 -75

25


75


125


T<sub>J</sub> (°C)

-25

Figure 9. Normalized gate threshold voltage vs







DS13180 - Rev 1 page 6/14

GADG180720181011SA

AM15858v1



## 3 Test circuits

Figure 13. Switching times test circuit for resistive load




Figure 14. Test circuit for gate charge behavior


V<sub>GS</sub>

S<sub>D</sub>

O<sub>ND</sub>

O

Figure 15. Test circuit for inductive load switching and diode recovery times



VD 0 2200 3.3 µF VDD

GND2

GND1

Figure 16. Unclamped inductive load test circuit

V(BR)DSS


VD

IDM

VDD

VDD

Figure 17. Unclamped inductive waveform



DS13180 - Rev 1 page 7/14

AM01472v1



# 4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK is an ST trademark.


## 4.1 PowerFLAT 8x8 HV package information


Figure 19. PowerFLAT 8x8 HV package outline

4

BOTTOM VIEW








8222871\_Rev\_4



Table 8. PowerFLAT 8x8 HV mechanical data

Pof		Dimensions (in mm)	
Ref.	Min.	Тур.	Max.
А	0.75	0.85	0.95
A1	0.00		0.05
A3	0.10	0.20	0.30
b	0.90	1.00	1.10
D	7.90	8.00	8.10
E	7.90	8.00	8.10
D2	7.10	7.20	7.30
E1	2.65	2.75	2.85
E2	4.25	4.35	4.45
е	2.00 BSC		
L	0.40	0.50	0.60

Figure 20. PowerFLAT 8x8 HV footprint




Note: All dimensions are in millimeters.

DS13180 - Rev 1 page 9/14



## 4.2 PowerFLAT 8x8 HV packing information

Figure 21. PowerFLAT 8x8 HV tape






Note: Base and Bulk quantity 3000 pcs

8229819\_Tape\_revA

Note: All dimensions are in millimeters.

Figure 22. PowerFLAT 8x8 HV package orientation in carrier tape



DS13180 - Rev 1 page 10/14



-4.0W\*10.0D CUT SLOT (3 PLCS) SEE DETAIL C DETAIL C

Figure 23. PowerFLAT 8x8 HV reel

8229819\_Reel\_revA

page 11/14

Note: All dimensions are in millimeters.

- ø330.0±2.25 -

Downloaded from Arrow.com.



# **Revision history**

Table 9. Document revision history

Date	Revision	Changes
13-Dec-2019	1	First release.

DS13180 - Rev 1 page 12/14



# **Contents**

1	Elec	trical ratingstings	2
2	Elec	trical characteristics	3
	2.1	Electrical characteristics (curves)	5
3	Test	circuits	7
4	Pacl	kage information	8
	4.1	PowerFLAT 8x8 HV package information	8
	4.2	PowerFLAT 8x8 HV packing information	9
Rev	vision	history	12



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to <a href="https://www.st.com/trademarks">www.st.com/trademarks</a>. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics - All rights reserved

DS13180 - Rev 1 page 14/14